1

©2015 Integrated Device Technology, Inc.

Revision C, December 8, 2015

General Description

The 8545 is a low skew, high performance 1-to-4

LVCMOS/LVTTL-to-LVDS Clock Fanout Buffer. Utilizing Low Voltage

Differential Signaling (LVDS) the 8545 provides a low power, low

noise, solution for distributing clock signals over controlled

impedances of 100

. The 8545 accepts a LVCMOS/LVTTL input

level and translates it to 3.3V LVDS output levels.

Guaranteed output and part-to-part skew characteristics make the

8545 ideal for those applications demanding well defined

performance and repeatability.

Features

• Four differential LVDS output pairs

• Two LVCMOS/LVTTL clock inputs to support redundant

or selectable frequency fanout applications

• Maximum output frequency: 650MHz

• Translates LVCMOS/LVTTL input signals to LVDS levels

• Output skew: 40ps (maximum)

• Part-to-part skew: 500ps (maximum)

• Propagation delay: 3.6ns (maximum)

• Additive phase jitter, RMS: 0.13ps (typical)

• Full 3.3Vsupply mode

• -40°C to 85°C ambient operating temperature

• Available in lead-free (RoHS 6) package

8545

20-Lead TSSOP

6.5mm x 4.4mm x 0.925

mm package body

G Package

Top View

Pin Assignment

Block Diagram

0

1

nD

Q

LE

0

1

Q0

Q0

Q1

Q1

Q2

Q2

Q3

Q3

CLK_EN

CLK1

CLK2

CLK_SEL

OE

Pulldown

Pulldown

Pulldown

Pullup

Pullup

1

2

3

4

5

6

7

8

9

10

20

19

18

17

16

15

14

13

12

11

GND

OE

nc

CLK2

nc

CLK1

CLK_SEL

CLK_EN

GND

VDD

Q0

Q0

VDD

Q1

Q1

Q2

Q2

GND

Q3

Q3

8545

Datasheet

Low Skew, 1-to-4 LVCMOS/ LVTTL-to-LVDS

Fanout Buffer