Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ICS548A-03 Datasheet(PDF) 3 Page - Renesas Technology Corp

Part # ICS548A-03
Description  LOW SKEW CLOCK INVERTER AND DIVIDER
PDF  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

ICS548A-03 Datasheet(HTML) 3 Page - Renesas Technology Corp

  ICS548A-03 Datasheet HTML 1Page - Renesas Technology Corp ICS548A-03 Datasheet HTML 2Page - Renesas Technology Corp ICS548A-03 Datasheet HTML 3Page - Renesas Technology Corp ICS548A-03 Datasheet HTML 4Page - Renesas Technology Corp ICS548A-03 Datasheet HTML 5Page - Renesas Technology Corp ICS548A-03 Datasheet HTML 6Page - Renesas Technology Corp ICS548A-03 Datasheet HTML 7Page - Renesas Technology Corp ICS548A-03 Datasheet HTML 8Page - Renesas Technology Corp  
Zoom Inzoom in Zoom Outzoom out
 3 / 8 page
background image
ICS548A-03
LOW SKEW CLOCK INVERTER AND DIVIDER
CLOCK DIVIDER
IDT™ / ICS™ LOW SKEW CLOCK INVERTER AND DIVIDER
3
ICS548A-03
REV C 063006
Pin Descriptions
External Components
The ICS548A-03 requires a minimum number of external components for proper operation. Decoupling capacitors
of 0.01µF should be connected between pins 3 and 5, as close to the device as possible. Connect pin 2 directly to
pin 3, and pin 6 directly to pin 5. A series termination resistor of 33
Ω should be used on all clock outputs, as close
to the device as possible. Leave any unused clock outputs floating. There are no pull-up resistors on the input pins,
and they may be connected directly to VDD or ground.
Pin
Number
Pin
Name
Pin
Type
Pin Description
1
ICLK
Input
Clock input.
2
VDD
Power
Connect to 3.3 V.
3
VDD
Power
Connect to 3.3 V.
4
S3
Input
Clock Select 3. See table on page 2.
5
GND
Power
Connect to ground.
6
GND
Power
Connect to ground.
7
S2
Input
Clock Select 2. See table on page 2.
8
S0
Input
Clock Select 0. See table on page 2.
9
S1
Input
Clock Select 1. See table on page 2.
10
OE
Input
Output Enable. Tri-states all clock outputs when low.
11
CLK/2
Output
Clock output divided by 2. See table on page 2.
12
CLK
Output
Clock output. See table on page 2.
13
CLK
Output
Inverted clock output. See table on page 2.
14
DC
—
Don’t connect. Do not connect anything to this pin.
15
DC
—
Don’t connect. Do not connect anything to this pin.
16
DC
—
Don’t connect. Do not connect anything to this pin.



Html Pages

1 2 3 4 5 6 7 8


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com