| Electronic Components Datasheet Search |
|
ICS601-02 Datasheet(PDF) 5 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
ICS601-02 Datasheet(HTML) 5 Page - Renesas Technology Corp |
|
5 / 9 page ![]() ICS601-02 LOW PHASE NOISE CLOCK MULTIPLIER SYNTHESIZERS IDT™ LOW PHASE NOISE CLOCK MULTIPLIER 5 ICS601-02 REV G 051310 AC Electrical Characteristics Unless stated otherwise, VDD = VDDP = 3.3 V, Ambient Temperature -40 to +85 ° C Parameter Symbol Conditions Min. Typ. Max. Units Input Frequency fIN 10 27 MHz Output Frequency fOUT At 3.3 V or 5 V 170 MHz Output Clock Rise Time 0.8 to 2.0 V, no load 1.5 ns Output Clock Fall Time 0.8 to 2.0 V, no load 1.5 ns Output Clock Duty Cycle At VDD/2 45 50 55 % Maximum Absolute Jitter, short term, 125 MHz No load ±50 ±75 ps Maximum Jitter, one sigma, 125 MHz (x5) No load 18 25 ps Phase Noise, relative to carrier, 125 MHz (x5) 100 Hz offset -108 dBc/Hz Phase Noise, relative to carrier, 125 MHz (x5) 1 kHz offset -123 dBc/Hz Phase Noise, relative to carrier, 125 MHz (x5) 10 kHz offset -132 dBc/Hz Phase Noise, relative to carrier, 125 MHz (x5) 100 kHz offset -125 dBc/Hz |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |