Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ADV7341EBZ Datasheet(PDF) 28 Page - Analog Devices

Part # ADV7341EBZ
Description  Multiformat Video Encoder, Six 12-Bit Noise Shaped Video짰 DACS
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADV7341EBZ Datasheet(HTML) 28 Page - Analog Devices

Back Button ADV7341EBZ Datasheet HTML 24Page - Analog Devices ADV7341EBZ Datasheet HTML 25Page - Analog Devices ADV7341EBZ Datasheet HTML 26Page - Analog Devices ADV7341EBZ Datasheet HTML 27Page - Analog Devices ADV7341EBZ Datasheet HTML 28Page - Analog Devices ADV7341EBZ Datasheet HTML 29Page - Analog Devices ADV7341EBZ Datasheet HTML 30Page - Analog Devices ADV7341EBZ Datasheet HTML 31Page - Analog Devices ADV7341EBZ Datasheet HTML 32Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 88 page
background image
ADV7340/ADV7341
Rev. 0 | Page 28 of 88
REGISTER MAP ACCESS
A microprocessor can read from or write to all registers of the
ADV7340/ADV7341 via the MPU port, except for registers that
are specified as read-only or write-only registers.
The subaddress register determines which register the next
read or write operation accesses. All communication through
the MPU port starts with an access to the subaddress register.
A read/write operation is then performed from/to the target
address, which increments to the next address until the
transaction is complete.
REGISTER PROGRAMMING
Table 14 to Table 28 describe the functionality of each register.
All registers can be read from as well as written to, unless
otherwise stated.
SUBADDRESS REGISTER (SR7 TO SR0)
The subaddress register is an 8-bit write-only register. After the
MPU port is accessed and a read/write operation is selected, the
subaddress is set up. The subaddress register determines to or
from which register the operation takes place.
Table 14. Register 0x00
Bit Number
SR7 to
SR0
Register
Bit Description
7
6
5
4
3
2
1
0
Register
Setting
Reset
Value
0
Sleep
mode off.
0x12
Sleep Mode. With this control enabled, the current
consumption is reduced to μA level. All DACs and the
internal PLL circuit are disabled. I2C registers can be read
from and written to in sleep mode.
1
Sleep
mode on.
0
PLL on.
PLL and Oversampling Control. This control allows the
internal PLL circuit to be powered down and the
oversampling to be switched off.
1
PLL off.
0
DAC 3 off.
DAC 3: Power on/off.
1
DAC 3 on.
0
DAC 2 off.
DAC 2: Power on/off.
1
DAC 2 on.
0
DAC 1 off.
DAC 1: Power on/off.
1
DAC 1 on.
0
DAC 6 off.
DAC 6: Power on/off.
1
DAC 6 on.
0
DAC 5 off.
DAC 5: Power on/off.
1
DAC 5 on.
0
DAC 4 off.
0x00
Power
Mode
Register
DAC 4: Power on/off.
1
DAC 4 on.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com