Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ICS952607 Datasheet(PDF) 10 Page - Renesas Technology Corp

Part # ICS952607
Description  Programmable Timing Control Hub™ for Next Gen P4™ processor
PDF  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

ICS952607 Datasheet(HTML) 10 Page - Renesas Technology Corp

Back Button ICS952607 Datasheet HTML 6Page - Renesas Technology Corp ICS952607 Datasheet HTML 7Page - Renesas Technology Corp ICS952607 Datasheet HTML 8Page - Renesas Technology Corp ICS952607 Datasheet HTML 9Page - Renesas Technology Corp ICS952607 Datasheet HTML 10Page - Renesas Technology Corp ICS952607 Datasheet HTML 11Page - Renesas Technology Corp ICS952607 Datasheet HTML 12Page - Renesas Technology Corp ICS952607 Datasheet HTML 13Page - Renesas Technology Corp ICS952607 Datasheet HTML 14Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 23 page
background image
10
Integrated
Circuit
Systems, Inc.
ICS952607
0734A—07/26/05
I
2C Table: Output Control Register
Control
Function
Bit 7
48MHz_0
2x output drive
0=2x drive
RW
0
Bit 6
SRCFS
SRC Frequency
Select
-0
Bit 5
Reserved
Reserved
RW
0
Bit 4
3V66_1
Output Control
RW
1
Bit 3
3V66_0
Output Control
RW
1
Bit 2
PCICLK_F2
Output Control
RW
1
Bit 1
PCICLK_F1
Output Control
RW
1
Bit 0
PCICLK_F0
Output Control
RW
1
I
2C Table: Reserved Register
Control
Function
Bit 7
3V66_3/VCH
Select
Output Select
RW
0
Bit 6
Mode Sel1
RW
0
Bit 5
Mode Sel0
RW
0
Bit 4
3V66_3/VCH
Output Control
RW
1
Bit 3
M PLL2 Div3
RW
X
Bit 2
M PLL2 Div2
RW
X
Bit 1
M PLL2 Div1
RW
X
Bit 0
M PLL2 Div0
RW
X
3V66
VCH
See Table 4: Mode Selection Table
Disable
Enable
Disable
Enable
Disable
Enable
Disable
Enable
Disable
Enable
100MHz
200MHz
Disable
Enable
--
The decimal representation of M PLL2 Div
(3:0) + 2 is equal to REF divider value for
PLL2
01
01
-
-
-
-
PWD
8
Byte 5
Pin #
Name
Type
PWD
2x drive
normal
Name
Type
Byte 4
Pin #
PLL Mode Selection Bits
M Divider Programming
bits for Async mode 2&3
26
-
-
30
31
10
9
-
Table 3: Linear M/N AGP/PCI Programmable Frequency Example
C
31
65.15
32.58
C
33
67.44
33.72
B
2D
65.24
32.62
7
1E
67.57
33.78
A
29
65.34
32.67
B
2F
67.70
33.85
7
1D
65.79
32.89
A
2B
68.01
34.01
6
19
66.01
33.01
C
34
68.58
34.29
D
36
66.14
33.07
B
30
68.93
34.47
C
32
66.30
33.15
A
2C
69.34
34.67
B
2E
66.47
33.24
C
35
69.73
34.86
A
2A
66.68
33.34
9
28
69.83
34.91
D
37
67.21
33.61
6
1B
70.01
35.01
Hex B5b3:0
Hex B6b6:0
AGP Freq
PCI Freq
Hex B5b3:0
Hex B6b6:0
AGP Freq
PCI Freq



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com