1 / 7 page
2.5V or 3.3V 200-MHz 1:18 Clock Distribution Buffer
CY29943
Cypress Semiconductor Corporation
•
3901 North First Street
•
San Jose
•
CA 95134
•
408-943-2600
Document #: 38-07285 Rev. *C
Revised December 21, 2002
Features
• 200-MHz clock support
• 2.5V or 3.3V operation
• LVPECL clock input
• LVCMOS-/LVTTL-compatible inputs
• 18 clock outputs: drive up to 36 clock lines
• 200 ps max. output-to-output skew
• Output Enable control
• Pin compatible with MPC942P
• Available in Industrial and Commercial
• 32-pin LQFP package
Description
The CY29943 is a low-voltage 200-MHz clock distribution
buffer with an LVPECL-compatible input clock. All other control
inputs are LVCMOS-/LVTTL-compatible. The eighteen outputs
are 2.5V or 3.3V LVCMOS- or LVTTL-compatible and can
drive 50
Ω series or parallel terminated transmission lines. For
series terminated transmission line, each output can drive one
or two traces giving the device an effective fanout of 1:36. Low
output-to-output skews make the CY29943 an ideal clock
distribution buffer for nested clock trees in the most
demanding of synchronous systems.
Block Diagram
Pin Configuration
PECL_CLK
OE
VDD
18
Q0-Q17
PECL_CLK#
CY29943
Q6
Q7
Q8
VDD
Q9
Q10
Q11
VSS
VSS
VSS
OE
NC
PECL_CLK
PECL_CLK#
VDD
VDD
1
2
3
4
5
6
7
8
24
23
22
21
20
19
18
17
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
