Nexperia

74LVC08A

Quad 2-input AND gate

12. Abbreviations

Table 9. Abbreviations

Acronym

Description

CDM

Charged Device Model

CMOS

Complementary Metal-Oxide Semiconductor

DUT

Device Under Test

ESD

ElectroStatic Discharge

HBM

Human Body Model

MM

Machine Model

TTL

Transistor-Transistor Logic

13. Revision history

Table 10. Revision history

Document ID

Release date Data sheet status

Change notice Supersedes

74LVC08A v.9

20210917

Product data sheet

-

74LVC08A v.8

Modifications:

• Type number 74LVC08ADB (SOT337-1/SSOP14) removed.

• Section 1 updated.

74LVC08A v.8

20200402

Product data sheet

-

74LVC08A v.7

Modifications:

• The format of this data sheet has been redesigned to comply with the identity

guidelines of Nexperia.

• Legal texts have been adapted to the new company name where appropriate.

• Table 4: Derating values for Ptot total power dissipation updated.

74LVC08A v.7

20160419

Product data sheet

74LVC08A v.6

Modifications:

• Table 2: Pin description for 1A to 4A inputs and 1Y to 4Y outputs swapped (errata).

74LVC08A v.6

20111216

Product data sheet

74LVC08A v.5

Modifications:

• The format of this document has been redesigned to comply with the new identity

guidelines of NXP Semiconductors.

• Legal texts have been adapted to the new company name where appropriate.

• Table 4, Table 5, Table 6, Table 7 and Table 8: values added for lower voltage ranges.

74LVC08A v.5

20030224

Product specification

-

74LVC08A v.4

74LVC08A v.4

20021030

Product specification

-

74LVC08A v.3

74LVC08A v.3

20020308

Product specification

-

74LVC08A v.2

74LVC08A v.2

19970630

Product specification

-

74LVC08A v.1

74LVC08A v.1

19970630

Product specification

-

-

74LVC08A

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2021. All rights reserved

Product data sheet

Rev. 9 — 17 September 2021

10 / 12