Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CS4525 Datasheet(PDF) 37 Page - Cirrus Logic

Part # CS4525
Description  30 W Digital TV Amplifier with Integrated ADC
PDF  91 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS4525 Datasheet(HTML) 37 Page - Cirrus Logic

Back Button CS4525 Datasheet HTML 33Page - Cirrus Logic CS4525 Datasheet HTML 34Page - Cirrus Logic CS4525 Datasheet HTML 35Page - Cirrus Logic CS4525 Datasheet HTML 36Page - Cirrus Logic CS4525 Datasheet HTML 37Page - Cirrus Logic CS4525 Datasheet HTML 38Page - Cirrus Logic CS4525 Datasheet HTML 39Page - Cirrus Logic CS4525 Datasheet HTML 40Page - Cirrus Logic CS4525 Datasheet HTML 41Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 91 page
background image
DS726A1
37
CS4525
6.1.4.10
Peak Signal Limiter
When enabled, the limiter monitors the digital output following the volume control block, detects when
peak levels exceed a selectable maximum threshold level and lowers the volume at a programmable at-
tack rate until the signal peaks fall below the maximum threshold. When the signal level falls below a se-
lectable minimum threshold, the volume returns to its original level (as determined by the individual and
master volume control registers) at a programmable release rate. Attack and release rates are affected
by the soft ramp/zero cross settings and sample rate, Fs.
Recommended settings: Best limiting performance may be realized with the fastest attack and slowest
release setting with soft ramp enabled in the control registers. Use the “minimum” bits to set a threshold
slightly below the maximum threshold to cushion the sound as the limiter attacks and releases.
By default, the limiter affects all channels when the maximum threshold is exceeded on any single chan-
nel. This default functionality is designed to keep all output channels at the same volume level while the
limiter is in use. This behavior can be disabled by clearing the LimitAll bit in the Limiter Cfg 1 register.
Max[2:0]
Output
(after Limiter)
Input
RRate[5:0]
ARate[5:0]
Volume
Limiter
Min[2:0]
Attack/Release Sound
Cushion
Attack/Release Sound
Cushion
Figure 17. Peak Signal Detection & Limiting



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com