PD6710 datasheet(4/138 Pages) INTEL

4 / 138 page

PD6710/’22 — ISA-to-PC-Card (PCMCIA) Controllers

Datasheet

8.3

System I/O Map 0–1 Start Address High ............................................................ 60

8.4

System I/O Map 0–1 End Address Low .............................................................. 60

8.5

System I/O Map 0–1 End Address High ............................................................. 61

8.6

Card I/O Map 0–1 Offset Address Low ............................................................... 62

8.7

Card I/O Map 0–1 Offset Address High .............................................................. 62

9.0

Memory Window Mapping Registers ............................................................... 64

9.1

System Memory Map 0–4 Start Address Low ..................................................... 64

9.2

System Memory Map 0–4 Start Address High .................................................... 65

9.3

System Memory Map 0–4 End Address Low ...................................................... 66

9.4

System Memory Map 0–4 End Address High ..................................................... 66

9.5

Card Memory Map 0–4 Offset Address Low ....................................................... 67

9.6

Card Memory Map 0–4 Offset Address High ...................................................... 68

10.0

Extension Registers................................................................................................ 70

10.1

Misc Control 1 ..................................................................................................... 70

10.2

FIFO Control ....................................................................................................... 72

10.3

Misc Control 2 ..................................................................................................... 72

10.4

Chip Information .................................................................................................. 74

10.5

ATA Control......................................................................................................... 75

10.6

Extended Index ................................................................................................... 77

10.7

Extended Data .................................................................................................... 77

10.7.1 Data Mask 0–1 ....................................................................................... 78

10.7.2 Extension Control 1 (PD6722 only, formerly DMA Control) ................... 78

10.7.3 Maximum DMA Acknowledge Delay (PD6722 only) .............................. 79

10.7.4 External Data (PD6722 only, Socket A, Index 2Fh) ............................... 81

10.7.5 External Data (PD6722 only, Socket A, Index 6Fh) ............................... 82

10.7.6 Extension Control 2 (PD6722 only) ........................................................ 83

11.0

Timing Registers ...................................................................................................... 84

11.1

Setup Timing 0–1 ............................................................................................... 84

11.2

Command Timing 0–1 ......................................................................................... 85

11.3

Recovery Timing 0–1 .......................................................................................... 86

12.0

ATA Mode Operation .............................................................................................. 88

13.0

Using GPSTB Pins for External Port Control

(PD6722 only)91

13.1

Control of GPSTB Pins ....................................................................................... 91

13.2

Example Implementations of GPSTB-Controlled Read and Write Ports............. 93

13.3

GPSTB in Suspend Mode ................................................................................... 94

14.0

VS1# and VS2# Voltage Detection .................................................................... 95

15.0

DMA Operation (PD6722 only) ............................................................................ 97

15.1

DMA Capabilities of the PD6722......................................................................... 97

15.2

DMA-Type PC Card Cycles ................................................................................ 97

15.3

ISA Bus DMA Handshake Signal ........................................................................ 98

15.4

Configuring the PD6722 Registers for a DMA Transfer ...................................... 98

15.4.1 Programming the DMA Request Pin from the Card ............................... 98

15.4.2 Configuring the Socket Interface for I/O ................................................. 99

PD6710 Datasheet(PDF) 4 Page - Intel Corporation

PD6710 Datasheet(HTML) 4 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL