Nexperia

74LVC1G99

Ultra-configurable multiple function gate; 3-state

11.1. Waveforms and test circuit

001aah341

tPLH

tPHL

tPHL

VM

VM

VM

VM

VM

VI

GND

A, B, C, D input

Y output

Y output

VOH

VOL

VOH

VOL

VM

tPLH

Measurement points are given in Table 26.

Logic levels: VOL and VOH are typical output voltage levels that occur with the output load.

Fig. 24. The data input (A, B, C, D) to output (Y) propagation delays

mna644

tPLZ

tPHZ

outputs

disabled

outputs

enabled

VY

VX

outputs

enabled

output

LOW-to-OFF

OFF-to-LOW

output

HIGH-to-OFF

OFF-to-HIGH

OE input

VI

VOL

VOH

VCC

VM

GND

GND

tPZL

tPZH

VM

VM

Measurement points are given in Table 26.

Logic levels: VOL and VOH are typical output voltage levels that occur with the output load.

Fig. 25. 3-state enable and disable times

Table 26. Measurement points

Supply voltage

Input

Output

VCC

VM

VM

VX

VY

1.65 V to 1.95 V

0.5VCC

0.5VCC

VOL + 0.15 V

VOH - 0.15 V

2.3 V to 2.7 V

0.5VCC

0.5VCC

VOL + 0.15 V

VOH - 0.15 V

2.7 V

1.5 V

1.5 V

VOL + 0.3 V

VOH - 0.3 V

3.0 V to 3.6 V

1.5 V

1.5 V

VOL + 0.3 V

VOH - 0.3 V

4.5 V to 5.5 V

0.5VCC

0.5VCC

VOL + 0.3 V

VOH - 0.3 V

74LVC1G99

All information provided in this document is subject to legal disclaimers.

©

Nexperia B.V. 2019. All rights reserved

Product data sheet

Rev. 11 — 25 July 2019

16 / 25