Nexperia

74LVCU04A

Hex unbuffered inverter

4. Functional diagram

mna926

1A

1Y

1

2

2A

2Y

3

4

3A

3Y

5

6

4A

4Y

9

8

5A

5Y

11

10

6A

6Y

13

12

Fig. 1. Logic symbol

1

1

2

mna925

3

1

4

5

1

6

9

1

8

11

1

10

13

1

12

Fig. 2. IEC logic symbol

mna927

nA

nY

100 Ω

VCC VCC

Fig. 3. Schematic diagram for one inverter

5. Pinning information

5.1. Pinning

74LVCU04A

1A

VCC

1Y

6A

2A

6Y

2Y

5A

3A

5Y

3Y

4A

GND

4Y

aaa-024873

1

2

3

4

5

6

7

8

10

9

12

11

14

13

Fig. 4. Pin configuration SOT108-1 (SO14)

74LVCU04A

1A

VCC

1Y

6A

2A

6Y

2Y

5A

3A

5Y

3Y

4A

GND

4Y

aaa-024874

1

2

3

4

5

6

7

8

10

9

12

11

14

13

Fig. 5. Pin configuration SOT402-1 (TSSOP14)

74LVCU04A

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2021. All rights reserved

Product data sheet

Rev. 9 — 31 March 2021

2 / 14