Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

UPD75P3036 Datasheet(PDF) 39 Page - Renesas Technology Corp

Part # UPD75P3036
Description  MOS INTEGRATED CIRCUIT
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

UPD75P3036 Datasheet(HTML) 39 Page - Renesas Technology Corp

Back Button UPD75P3036 Datasheet HTML 35Page - Renesas Technology Corp UPD75P3036 Datasheet HTML 36Page - Renesas Technology Corp UPD75P3036 Datasheet HTML 37Page - Renesas Technology Corp UPD75P3036 Datasheet HTML 38Page - Renesas Technology Corp UPD75P3036 Datasheet HTML 39Page - Renesas Technology Corp UPD75P3036 Datasheet HTML 40Page - Renesas Technology Corp UPD75P3036 Datasheet HTML 41Page - Renesas Technology Corp UPD75P3036 Datasheet HTML 42Page - Renesas Technology Corp UPD75P3036 Datasheet HTML 43Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 67 page
background image
µPD75P3036
37
Data Sheet U11575EJ1V1DS
Subsystem Clock Oscillation Circuit Characteristics (TA = –40 to +85
°C, VDD = 1.8 to 5.5 V)
Resonator
Recommended
Parameter
Conditions
MIN.
TYP.
MAX.
Unit
Constants
Crystal
Oscillation frequency
32
32.768
35
kHz
resonator
(fXT)Note 1
Oscillation
VDD = 4.5 to 5.5 V
1.0
2
s
stabilization timeNote 2
10
External
XT1 input frequency
32
100
kHz
clock
(fXT)Note 1
XT1 input high-,
5
15
µs
low-level widths
(tXTH, tXTL)
Notes 1.
The oscillation frequency shown above indicate characteristics of the oscillation circuit only. For the
instruction execution time, refer to AC Characteristics.
2.
The oscillation stabilization time is the time required for oscillation to be stabilized after VDD has been
applied.
Caution When using the subsystem clock oscillation circuit, wire the portion enclosed in the dotted line
in the above figure as follows to prevent adverse influence due to wiring capacitance:
•
Keep the wiring length as short as possible.
•
Do not cross the wiring with other signal lines.
•
Do not route the wiring in the vicinity of a line through which a high alternating current flows.
•
Always keep the ground point of the capacitor of the oscillation circuit at the same potential
as VDD.
•
Do not ground to a power supply pattern through which a high current flows.
•
Do not extract signals from the oscillation circuit.
The subsystem clock oscillation circuit has a low amplification factor to reduce current
dissipation and is more susceptible to noise than the main system clock oscillation circuit.
Therefore, exercise utmost care in wiring the subsystem clock oscillation circuit.
XT1
XT2
C3
C4
VDD
R
XT1
XT2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com