| Electronic Components Datasheet Search |
|
UPD16874GS Datasheet(PDF) 10 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
UPD16874GS Datasheet(HTML) 10 Page - Renesas Technology Corp |
|
10 / 22 page ![]() Data Sheet S13894EJ1V0DS 8 µµµµPD16874 OPERATION SEQUENCE Power ON/OFF Note If the CTL signal is asserted active after power has been turned ON, OUT executes the soft-start operation (output transition time: 8 ms MAX.). In addition, FLG output is fixed to “L” if the supply voltage is lower than the operating voltage of the undervoltage lockout circuit (UVLO) on power application. If all the CTL pins are inactive when power is supplied, the IC enters the standby status (IDD = 5 µA MAX.). When Control Signals Are Input 5 V GND 5 V GND 5 V GND 5 V 5 V GND Overcurrent detection threshold IN (Input) OUT (Output) Iout Flg (Output) CTL (Input) 5 V GND 5 V GND 5 V GND GND 5 V IN (Input) OUT (Output) FLG (Output) CTL (Input) |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |