Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

UPD98408 Datasheet(PDF) 13 Page - Renesas Technology Corp

Part # UPD98408
Description  MOS INTEGRATED CIRCUIT
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

UPD98408 Datasheet(HTML) 13 Page - Renesas Technology Corp

Back Button UPD98408 Datasheet HTML 9Page - Renesas Technology Corp UPD98408 Datasheet HTML 10Page - Renesas Technology Corp UPD98408 Datasheet HTML 11Page - Renesas Technology Corp UPD98408 Datasheet HTML 12Page - Renesas Technology Corp UPD98408 Datasheet HTML 13Page - Renesas Technology Corp UPD98408 Datasheet HTML 14Page - Renesas Technology Corp UPD98408 Datasheet HTML 15Page - Renesas Technology Corp UPD98408 Datasheet HTML 16Page - Renesas Technology Corp UPD98408 Datasheet HTML 17Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 38 page
background image
Data Sheet S12313EJ3V0DS
11
µµµµPD98408
1.3 UTOPIA Interface
Pin Name
Pin No.
I/O
Active
Level
Function
RxDATA0-
RxDATA7
69, 68, 66, 65,
63, 62, 60, 59
O
Tristate
−
8-bit data bus used for receive data output to the ATM layer
device. Data is output in sync with the positive-going edge of
RxCLK.
RxCLK
71
I
−
Input pin of the clock for receive data transfer to the ATM layer
device.(Max. 40 MHz)
RxSOC
81
O
Tristate
H
Receive cell start address signal output, which outputs the
signal for informing the ATM layer device of the start byte
position of the receive cell. The start byte position is that
position where RxSOC = 1.
RxENB_B
84
I
L
RxDATA0-RxDATA7 and RxSOC output enable signal input.
When 0 is input, outputs RxDATA0-RxDATA7 and RxSOC are
enabled.
RxADDR0-
RxADDR4
80, 77, 76, 74,
73
I
−
Input pins for the signal indicating the address of the
µPD98408.
RxCLAV
83
O
Tristate
H
Cell receive available signal output. Becomes 1 when the
µPD98408 has an output cell.
TxDATA0-
TxDATA7
97, 96, 94, 93,
91, 90, 88, 87
I
−
8-bit data bus used for transmit data input to the ATM layer
device. Data is input in sync with the positive-going edge of
TxCLK.
TxCLK
99
I
−
Input pin of the clock for the transmit data transfer to the ATM
layer device. (Max. 40 MHz)
TxSOC
109
I
H
Transmit cell start address signal input, which inputs the signal
indicating the start byte position of the transmit cell input from
the ATM layer device. The start byte position is that position
where TxSOC = 1.
TxENB_B
112
I
L
Transmit enable signal input, which inputs a signal indicating
that the ATM layer device is outputting valid transmit data at
TxDATA0-TxDATA7. 0 for enable and 1 for disable.
TxADDR0-
TxADDR4
108, 107, 103,
102, 101
I
−
Input pins of the signal indicating the address of the
µPD98408
which transmits data
TxCLAV
111
O
Tristate
H
Cell transmit available signal output. Goes to 1 when the
µPD98408 is ready to receive a cell.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com