Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

UPD98412 Datasheet(PDF) 39 Page - Renesas Technology Corp

Part # UPD98412
Description  MOS INTEGRATED CIRCUIT
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

UPD98412 Datasheet(HTML) 39 Page - Renesas Technology Corp

Back Button UPD98412 Datasheet HTML 35Page - Renesas Technology Corp UPD98412 Datasheet HTML 36Page - Renesas Technology Corp UPD98412 Datasheet HTML 37Page - Renesas Technology Corp UPD98412 Datasheet HTML 38Page - Renesas Technology Corp UPD98412 Datasheet HTML 39Page - Renesas Technology Corp UPD98412 Datasheet HTML 40Page - Renesas Technology Corp UPD98412 Datasheet HTML 41Page - Renesas Technology Corp UPD98412 Datasheet HTML 42Page - Renesas Technology Corp UPD98412 Datasheet HTML 43Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 66 page
background image
Data Sheet S14237EJ2V0DS00
37
µµµµPD98412
Table 1-7. Transmit Interface Signals (1/2)
Symbol
Pin No.
I/O
Function
TXADDR0A3 -
TXADDR0A0
97, 207, 98, 402
O
Multi-PHY select address of transmit interface 0, group A.
TXADDR0A3 is the MSB.
TXADDR0B3 -
TXADDR0B0
216, 108, 409, 317
O
Multi-PHY select address of transmit interface 0, group B.
TXADDR0B3 is the MSB.
TXENB0A_B
403
O
Transfer enable signal of transmit interface 0, group A.
This signal informs a PHY layer device that the
µPD98412 outputs
data in the current clock cycle.
TXENB0B_B
218
O
Transfer enable signal of transmit interface 0, group B.
This signal informs a PHY layer device that the
µPD98412 outputs
data in the current clock cycle.
TXCLAV0A
208
I
Cell transfer enable signal of transmit interface 0, group A.
This pin inputs a signal that indicates that the
µPD98412 is ready
to receive the next cell after transfer of the current cell is
completed.
TXCLAV0B
109
I
Cell transfer enable signal of transmit interface 0, group B.
This pin inputs a signal that indicates that the
µPD98412 is ready
to receive the next cell after transfer of the current cell is
completed.
TXDATA015 -
TXDATA000
572, 411, 319, 219, 111, 412,
320, 220, 310, 209, 100, 404,
311, 210, 102, 211
O
Cell data output of transmit interface 0.
Cell data is output to a PHY layer device in 16-bit units.
The
µPD98412 outputs the data at the rising edge of UCLK0.
TXDATA015 is the MSB.
(3-state buffer)
TXSOC0
99
O
Cell transfer start signal of transmit interface 0.
This signal is output to a PHY layer device in synchronization with
the first byte of cell data.
(3-state buffer)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com