CS5322GDWR28 datasheet(5/21 Pages) ONSEMI

5 / 21 page

CS5322

http://onsemi.com

ELECTRICAL CHARACTERISTICS (0°C < TA < 70°C; 0°C < TJ < 125°C; 4.7 V < VCCL < 14 V; 8.0 V < VCCH < 20 V;

CGATE(H) = 3.3 nF, CGATE(L) = 3.3 nF, RR(OSC) = 32.4 k, CCOMP = 1.0 nF, CSS = 0.1 μF, CREF = 0.1 μF, DAC Code 10000, CVCC = 1.0 μF,

ILIM ≥ 1.0 V; unless otherwise specified.)

Characteristic

Test Conditions

Min

Typ

Max

Unit

Power Good Output

Power Good Fault Delay

CSREF = VDAC to VDAC ± 15%

125

μs

Output Low Voltage

CSREF = 1.0 V, IPWRGD = 4.0 mA

−

0.25

0.40

Output Leakage Current

CSREF = 1.45 V, PWRGD = 5.5 V

−

0.1

μA

Lower Threshold

% of Nominal VID Code

−14

−11

−8.0

Upper Threshold

% of Nominal VID Code

Voltage Feedback Error Amplifier

VFB Bias Current (Note 2)

1.0 V < VFB < 1.9 V

9.0

10.3

11.5

μA

COMP Source Current

COMP = 0.5 V to 2.0 V;

VFB = 1.8 V; DAC = 00000

μA

COMP Sink Current

COMP = 0.5 V to 2.0 V;

VFB = 1.9 V; DAC = 00000

μA

COMP Max Voltage

VFB = 1.8 V COMP Open; DAC = 00000

2.4

2.7

−

COMP Min Voltage

VFB = 1.9 V COMP Open; DAC = 00000

−

0.1

0.2

Transconductance

−10 μA < ICOMP < +10 μA

−

mmho

Output Impedance

−

2.5

−

MΩ

Open Loop DC Gain

Note 3

−

Unity Gain Bandwidth

0.01 μF COMP Capacitor

−

400

−

kHz

PSRR @ 1.0 kHz

−

Soft Start

Soft Start Charge Current

0.2 V ≤ SS ≤ 3.0 V

μA

Soft Start Discharge Current

0.2 V ≤ SS ≤ 3.0 V

4.0

7.5

μA

Hiccup Mode Charge/Discharge Ratio

−

3.0

4.0

−

Peak Soft Start Charge Voltage

−

3.3

4.0

4.2

Soft Start Discharge Threshold Voltage

−

0.20

0.27

0.34

PWM Comparators

Minimum Pulse Width

Measured from CSx to GATE(H)X

V(VFB) = V(CSREF) = 1.0 V, V(COMP) = 1.5 V

60 mV step applied between VCSX and VCREF

−

350

515

Channel Start Up Offset

V(CS1) = V(CS2) = V(VFB) = V(CSREF) = 0 V;

Measure V(COMP) when GATE(H)1,

GATE(H)2, switch high

0.3

0.4

0.5

GATE(H) and GATE(L)

High Voltage (AC)

Note 3 Measure VCCLX − GATE(L)X or

VCCHX − GATE(H)X

−

1.0

Low Voltage (AC)

Note 3 Measure GATE(L)X or GATE(H)X

−

0.5

Rise Time GATE(H)X

1.0 V < GATE < 8.0 V; VCCHX = 10 V

−

Rise Time GATE(L)X

1.0 V < GATE < 8.0 V; VCCLX = 10 V

−

2. The VFB Bias Current changes with the value of ROSC per Figure 4.

CS5322GDWR28 Datasheet(PDF) 5 Page - ON Semiconductor

CS5322GDWR28 Datasheet(HTML) 5 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21

Datasheet Download

Link URL