NAND04GA3C2A datasheet(17/51 Pages) STMICROELECTRONICS

17 / 51 page

NAND04GA3C2A, NAND04GW3C2A

5 Command Set

17/51

Command Set

All bus write operations to the device are interpreted by the Command Interface. The

Commands are input on I/O0-I/O7 and are latched on the rising edge of Write Enable when

the Command Latch Enable signal is high. Device operations are selected by writing

specific commands to the Command Register. The two-step command sequences for

program and erase operations are imposed to maximize data security.

The Commands are summarized in Table 8: Commands.

Table 8.

Commands

Command

Bus Write Operations(1)

Commands

accepted

during busy

1st CYCLE

2nd CYCLE

3rd CYCLE

4th CYCLE

Read

00h(2)

30h

–

Random Data Output

05h

E0h

–

Cache Read

00h

31h

–

Exit Cache Read

34h

–

Yes(3)

Page Program

(Sequential Input default)

80h

10h

–

Random Data Input

85h

–

Block Erase

60h

D0h

–

Reset

FFh

–

Yes

Read Electronic Signature

90h

–

Read Status Register

70h

–

Yes

The bus cycles are only shown for issuing the codes. The cycles required to input the addresses or input/output data are

not shown.

For consecutive read operations the 00h command does not need to be repeated.

Only when a Cache Read operation is ongoing.

NAND04GA3C2A Datasheet(PDF) 17 Page - STMicroelectronics

NAND04GA3C2A Datasheet(HTML) 17 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51

Datasheet Download

Link URL