Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

WM8150SCDS/R Datasheet(PDF) 8 Page - Wolfson Microelectronics plc

Part # WM8150SCDS/R
Description  Single Channel 12-bit CIS/CCD AFE with 4-bit Wide Output
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8150SCDS/R Datasheet(HTML) 8 Page - Wolfson Microelectronics plc

Back Button WM8150SCDS/R Datasheet HTML 4Page - Wolfson Microelectronics plc WM8150SCDS/R Datasheet HTML 5Page - Wolfson Microelectronics plc WM8150SCDS/R Datasheet HTML 6Page - Wolfson Microelectronics plc WM8150SCDS/R Datasheet HTML 7Page - Wolfson Microelectronics plc WM8150SCDS/R Datasheet HTML 8Page - Wolfson Microelectronics plc WM8150SCDS/R Datasheet HTML 9Page - Wolfson Microelectronics plc WM8150SCDS/R Datasheet HTML 10Page - Wolfson Microelectronics plc WM8150SCDS/R Datasheet HTML 11Page - Wolfson Microelectronics plc WM8150SCDS/R Datasheet HTML 12Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 26 page
background image
WM8150
Production Data
w
PD Rev 4.1 February 2005
8
INPUT VIDEO SAMPLING
MCLK
VSMP
INPUT
VIDEO
t
PER
t
VSMPSU
t
VSMPH
t
VSU
t
VH
t
RSU
t
RH
t
MCLKL
t
MCLKH
Figure 1 Input Video Timing
Note:
1.
See Page 15 (Programmable VSMP Detect Circuit) for video sampling description.
Test Conditions
VDD = 5.0V, DVDD = 3.3V, AGND = DGND = 0V, TA = 25
°C, MCLK = 16MHz unless otherwise stated.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNITS
MCLK period
tPER
62.5
ns
MCLK high period
tMCLKH
28.1
ns
MCLK low period
tMCLKL
28.1
ns
VSMP set-up time
tVSMPSU
8
ns
VSMP hold time
tVSMPH
4
ns
Video level set-up time
tVSU
15
ns
Video level hold time
tVH
5
ns
Reset level set-up time
tRSU
15
ns
Reset level hold time
tRH
5
ns
Notes:
1.
tVSU and tRSU denote the set-up time required after the input video signal has settled.
2.
Parameters are measured at 50% of the rising/falling edge.
OUTPUT DATA TIMING
MCLK
OP[3:0]
t
PD
t
PD
Figure 2 Output Data Timing
Test Conditions
VDD = 5.0V, DVDD = 3.3V, AGND = DGND = 0V, TA = 25
°C, MCLK = 16MHz unless otherwise stated.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNITS
Output propagation delay
tPD
IOH = 1mA, IOL = 1mA
30
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com