| Electronic Components Datasheet Search |
|
WM8955BLGECO/V Datasheet(PDF) 27 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8955BLGECO/V Datasheet(HTML) 27 Page - Wolfson Microelectronics plc |
|
27 / 44 page ![]() Production Data WM8955BL w PD Rev 4.1 February 2007 27 Figure 13 Right Justified Audio Interface (assuming n-bit word length) In I 2S mode, the MSB is available on the second rising edge of BCLK following a DACLRC transition. The other bits up to the LSB are then transmitted in order. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles between the LSB of one sample and the MSB of the next. Figure 14 I 2S Justified Audio Interface (assuming n-bit word length) In DSP mode, the left channel MSB is available on either the first or second rising edge of BCLK (selectable by LRP) following a rising edge of DACLRC. Right channel data immediately follows left channel data. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles between the LSB of the right channel data and the next sample. Figure 15 DSP Mode Audio Interface (Mode A; LRP = 0) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |