 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AM263P4 Datasheet(PDF) 114 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
AM263P4 Datasheet(HTML) 114 Page - Texas Instruments |
|
|
114 / 154 page  6.11.5.11 Multi-Media Card/Secure Digital (MMCSD) The MMCSD Host Controller provides an interface to embedded Multi-Media Card (MMC) and Secure Digital (SD)devices. The MMCSD Host Controller deals with MMC/SD protocol at transmission level, data packing, adding cyclic redundancy checks (CRCs), start/end bit insertion, and checking for syntactical correctness. For more details about MMCSD interfaces, see the corresponding MMC subsection within Signal Descriptions and Detailed Description sections. For more information, see Multi-Media Card/Secure Digital (MMCSD) Interface section in Peripherals chapter in the device TRM. 6.11.5.11.1 MMC Timing Conditions PARAMETER MODE MIN MAX UNIT INPUT CONDITIONS SRI Input Slew Rate Default Speed 0.69 2.06 V/ns High Speed 0.69 2.06 V/ns OUTPUT CONDITIONS CL Output Load Capacitance Default Speed 1 10 pF High Speed 1 10 pF 6.11.5.11.2 MMC Timing Requirements - SD Card Default Speed Mode NO. PARAMETER DESCRIPTION MIN MAX UNIT DS1 tsu(cmdV-clkH) Setup time, MMC_CMD valid before MMC_CLK rising edge 2.15 ns DS2 th(clkH-cmdV) Hold time, MMC_CMD valid after MMC_CLK rising edge 19.67 ns DS3 tsu(dV-clkH) Setup time, MMC_DAT[3:0] valid before MMC_CLK rising edge 2.15 ns DS4 th(clkH-dV) Hold time, MMC_DAT[3:0] valid after MMC_CLK rising edge 19.67 ns MMC[ ]_CLK x M [ ]_ MC CMD x MMC DAT [ ]_ [3:0] x DS1 DS2 DS3 DS4 Figure 6-28. MMC – Default Speed – Receive Mode 6.11.5.11.3 MMC Switching Characteristics - SD Card Default Speed Mode NO. PARAMETER DESCRIPTION MIN MAX UNIT fop(clk) Operating frequency, MMC_CLK 25 MHz DS5 tc(clk) Operating period, MMC_CLK 40 ns DS6 tw(clkH) Pulse duration, MMC_CLK high 18.7 ns DS7 tw(clkL) Pulse duration, MMC_CLK low 18.7 ns DS8 td(clkL-cmdV) Delay time, MMC_CLK falling edge to MMC_CMD transition –14.1 14.1 ns DS9 td(clkL-dV) Delay time, MMC_CLK falling edge to MMC_DAT[3:0] transition –14.1 14.1 ns TI Information - Selective Disclosure AM263P4, AM263P2, AM263P1, AM263P4-Q1, AM263P2-Q1, AM263P1-Q1 SPRSP81 – OCTOBER 2023 www.ti.com 114 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
