Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

COM20020IP3V Datasheet(PDF) 38 Page - SMSC Corporation

Part # COM20020IP3V
Description  Universal Local Area Network Controller with 2K x 8 On-Board RAM
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

COM20020IP3V Datasheet(HTML) 38 Page - SMSC Corporation

Back Button COM20020IP3V Datasheet HTML 34Page - SMSC Corporation COM20020IP3V Datasheet HTML 35Page - SMSC Corporation COM20020IP3V Datasheet HTML 36Page - SMSC Corporation COM20020IP3V Datasheet HTML 37Page - SMSC Corporation COM20020IP3V Datasheet HTML 38Page - SMSC Corporation COM20020IP3V Datasheet HTML 39Page - SMSC Corporation COM20020IP3V Datasheet HTML 40Page - SMSC Corporation COM20020IP3V Datasheet HTML 41Page - SMSC Corporation COM20020IP3V Datasheet HTML 42Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 82 page
background image
38
DISCONTINUED DATASHEET
DATA
COMMAND
DESCRIPTION
000r p110
Clear Flags
This command resets certain status bits of the COM20020. A
logic "1" on "p" resets the POR status bit and the EXCNAK
Diagnostic status bit. A logic "1" on "r" resets the RECON status
bit.
0000 1000
Clear
Receive
Interrupt
This command is used only in the Command Chaining operation.
Please refer to the Command Chaining section for definition of
this command.
0001 1000
Start Internal
Operation
This command restarts the stopped internal operation after
changing CKUP1 or CKUP0 bit.
Table 7 - Address Pointer High Register
BIT
BIT NAME
SYMBOL
DESCRIPTION
7
Read Data
RDDATA
This bit tells the COM20020 whether the following access
will be a read or write. A logic "1" prepares the device for a
read, a logic "0" prepares it for a write.
6
Auto Increment
AUTOINC
This bit controls whether the address pointer will increment
automatically.
A logic "1" on this bit allows automatic
increment of the pointer after each access, while a logic "0"
disables this function.
Please refer to the Sequential
Access Memory section for further detail.
5-3
(Reserved)
These bits are undefined.
2-0
Address 10-8
A10-A8
These bits hold the upper three address bits which provide
addresses to RAM.
Table 8 - Address Pointer Low Register
BIT
BIT NAME
SYMBOL
DESCRIPTION
7-0
Address 7-0
A7-A0
These bits hold the lower 8 address bits which provide the
addresses to RAM.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com