Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ST92F124 Datasheet(PDF) 349 Page - STMicroelectronics

Part # ST92F124
Description  8/16-BIT SINGLE VOLTAGE FLASH MCU FAMILY WITH RAM, E3 TM(EMULATED EEPROM), CAN 2.0B AND J1850 BLPD
PDF  429 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST92F124 Datasheet(HTML) 349 Page - STMicroelectronics

Back Button ST92F124 Datasheet HTML 345Page - STMicroelectronics ST92F124 Datasheet HTML 346Page - STMicroelectronics ST92F124 Datasheet HTML 347Page - STMicroelectronics ST92F124 Datasheet HTML 348Page - STMicroelectronics ST92F124 Datasheet HTML 349Page - STMicroelectronics ST92F124 Datasheet HTML 350Page - STMicroelectronics ST92F124 Datasheet HTML 351Page - STMicroelectronics ST92F124 Datasheet HTML 352Page - STMicroelectronics ST92F124 Datasheet HTML 353Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 349 / 429 page
background image
349/429
CONTROLLER AREA NETWORK (bxCAN)
CONTROLLER AREA NETWORK (Cont’d)
CAN BIT TIMING REGISTER 0 (CBTR0)
This register can only be accessed by the software
when the CAN hardware is in configuration mode.
Read / Write
Reset Value: 0000 0000 (00h)
Bit 7:6 SJW[1:0] Resynchronization Jump Width
These bits define the maximum number of time
quanta the CAN hardware is allowed to lengthen
or shorten a bit to perform the resynchronization.
Bit 5:0 BRP[5:0] Baud Rate Prescaler
These bits define the length of a time quantum.
tq = (BRP+1)/fsys
For more information on bit timing, please refer to
Section 10.10.5.7 Bit Timing.
CAN BIT TIMING REGISTER 1 (CBTR1)
Read / Write
Reset Value: 0001 0011 (23h)
Bit 7 = Reserved. Forced to 0 by hardware.
Bit 6:4 TS2[2:0] Time Segment 2
These bits define the number of time quanta in
Time Segment 2.
tBS2 = tCAN x (TS2[2:0] + 1),
Bit 3:0 TS1[3:0] Time Segment 1
These bits define the number of time quanta in
Time Segment 1
tBS1 = tCAN x (TS1[3:0] + 1)
.For more information on bit timing, please refer to
Section 10.10.5.7 Bit Timing.
CAN FILTER PAGE SELECT REGISTER
(CFPSR)
All bits of this register are set and cleared by soft-
ware.
Read / Write
Reset Value: 0000 0000 (00h)
Bit 7:3 = Reserved. Forced to 0 by hardware.
Bit 2:0 = FPS[2:0] Filter Page Select
- Read/Write
This register contains the filter page number avail-
able in page 54.
Table 64. Filter Page Selection
70
SJW1
SJW0
BRP5
BRP4
BRP3
BRP2
BRP1
BRP0
70
0
TS22
TS21
TS20
TS13
TS12
TS11
TS10
70
0
0
0
0
0
FPS2
FPS1
FPS0
FPS[2:0]
Filter Page Selected in Page 54
0
Acceptance Filter 0:1
1
Acceptance Filter 2:3
2
Acceptance Filter 4:5
3
Acceptance Filter 6:7
4
Filter Configuration
5
Filter Configuration
6
Filter Configuration
7
Filter Configuration
9



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com