Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PCF8533 Datasheet(PDF) 14 Page - NXP Semiconductors

Part # PCF8533
Description  Universal LCD driver for low multiplex rates
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCF8533 Datasheet(HTML) 14 Page - NXP Semiconductors

Back Button PCF8533 Datasheet HTML 10Page - NXP Semiconductors PCF8533 Datasheet HTML 11Page - NXP Semiconductors PCF8533 Datasheet HTML 12Page - NXP Semiconductors PCF8533 Datasheet HTML 13Page - NXP Semiconductors PCF8533 Datasheet HTML 14Page - NXP Semiconductors PCF8533 Datasheet HTML 15Page - NXP Semiconductors PCF8533 Datasheet HTML 16Page - NXP Semiconductors PCF8533 Datasheet HTML 17Page - NXP Semiconductors PCF8533 Datasheet HTML 18Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 36 page
background image
1999 Jul 30
14
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex rates
PCF8533
When display data is transmitted to the PCF8533 the
display bytes received are stored in the display RAM in
accordance with the selected LCD drive mode. The data is
stored as it arrives and does not wait for the acknowledge
cycle as with the commands. Depending on the current
mux mode data is stored singularly, in pairs, triplets or
quadruplets. e.g. in 1 : 2 mux mode the RAM data is stored
every second bit. To illustrate the filling order, an example
of a 7-segment numeric display showing all drive modes is
given in Fig.9; the RAM filling organization depicted
applies equally to other LCD types. With reference to
Fig.9, in the static drive mode the eight transmitted data
bits are placed in bit 0 of eight successive display RAM
addresses. In the 1 : 2 multiplex drive mode the eight
transmitted data bits are placed in bits 0 and 1 of four
successive display RAM addresses.
In the 1 : 3 multiplex drive mode these bits are placed in
bits 0, 1 and 2 of three successive addresses, with bit 2 of
the third address left unchanged. This last bit may, if
necessary, be controlled by an additional transfer to this
address but care should be taken to avoid overriding
adjacent data because full bytes are always transmitted.
In the 1 : 4 multiplex drive mode the eight transmitted data
bits are placed in bits 0, 1, 2 and 3 of two successive
display RAM addresses.
Table 3
LCD frame frequencies
FRAME FREQUENCY
NOMINAL FRAME
FREQUENCY (Hz)
64
f
CLK
24
-----------
Fig.8
Display RAM bit map showing direct relationship between display RAM addresses and segment outputs,
and between bits in a RAM word and backplane outputs.
handbook, full pagewidth
0
0
1
2
3
1234
75
76
77
78
79
display RAM addresses (rows) / segment outputs (S)
display RAM bits
(columns) /
backplane outputs
(BP)
MGL750



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com