Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AS7341 Datasheet(PDF) 32 Page - OSRAM GmbH

Part # AS7341
Description  11-Channel Multi-Spectral Digital Sensor
PDF  69 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  OSRAM [OSRAM GmbH]
Direct Link  http://www.osram.com
Logo OSRAM - OSRAM GmbH

AS7341 Datasheet(HTML) 32 Page - OSRAM GmbH

Back Button AS7341 Datasheet HTML 28Page - OSRAM GmbH AS7341 Datasheet HTML 29Page - OSRAM GmbH AS7341 Datasheet HTML 30Page - OSRAM GmbH AS7341 Datasheet HTML 31Page - OSRAM GmbH AS7341 Datasheet HTML 32Page - OSRAM GmbH AS7341 Datasheet HTML 33Page - OSRAM GmbH AS7341 Datasheet HTML 34Page - OSRAM GmbH AS7341 Datasheet HTML 35Page - OSRAM GmbH AS7341 Datasheet HTML 36Page - OSRAM GmbH Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 69 page
background image
Document Feedback
AS7341
Register Description
Datasheet
• PUBLIC
DS000504
• v3-00 • 2020-Jun-25
68
│ 31
INTENAB Register (Address 0xF9)
Figure 38:
INTENAB Register
Addr: 0xF9
INTENAB
Bit
Bit Name
Default
Access
Bit Description
7
ASIEN
0
RW
Spectral and Flicker Detect Saturation Interrupt
Enable.
When asserted permits saturation interrupts to be
generated.
6:4
reserved
reserved
3
SP_IEN
0
RW
Spectral Interrupt Enable.
When asserted permits interrupts to be generated,
subject to the spectral thresholds and persistence
filter. Bit is mirrored in the ENABLE register.
2
F_IEN
0
RW
FIFO Buffer Interrupt Enable.
When asserted permits interrupt to be generated
when FIFO_LVL exceeds the FIFO threshold
condition.
1
reserved
0
reserved
0
SIEN
RW
System Interrupt Enable.
When asserted permits system interrupts to be
generated. Indicates that flicker detection status has
changed or SMUX operation has finished.
CONTROL Register (Address 0xFA)
Figure 39:
CONTROL Register
Addr: 0xFA
CONTROL
Bit
Bit Name
Default
Access
Bit Description
7:3
reserved
0
reserved
2
SP_MAN_AZ
0
RW
Spectral Engine Manual Autozero.
Starts a manual autozero of the spectral engines.
Set SP_EN = 0 before starting a manual autozero for
it to work.
1
FIFO_CLR
0
RW
FIFO Buffer Clear.
Clears all FIFO data, FINT, FIFO_OV, and
FIFO_LVL.
0
CLEAR_SAI_ACT
0
RW
Clear Sleep-After-Interrupt Active.
Clears SAI_ACTIVE, ends sleep, and restarts device
operation.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com