Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TSL2591 Datasheet(PDF) 15 Page - OSRAM GmbH

Part # TSL2591
Description  Light-to-Digital Converter
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  OSRAM [OSRAM GmbH]
Direct Link  http://www.osram.com
Logo OSRAM - OSRAM GmbH

TSL2591 Datasheet(HTML) 15 Page - OSRAM GmbH

Back Button TSL2591 Datasheet HTML 11Page - OSRAM GmbH TSL2591 Datasheet HTML 12Page - OSRAM GmbH TSL2591 Datasheet HTML 13Page - OSRAM GmbH TSL2591 Datasheet HTML 14Page - OSRAM GmbH TSL2591 Datasheet HTML 15Page - OSRAM GmbH TSL2591 Datasheet HTML 16Page - OSRAM GmbH TSL2591 Datasheet HTML 17Page - OSRAM GmbH TSL2591 Datasheet HTML 18Page - OSRAM GmbH TSL2591 Datasheet HTML 19Page - OSRAM GmbH Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 34 page
background image
Page 14
Datasheet, Public
Document Feedback
[v3-00] 2023-Feb-08
TSL2591 − Register Description
The COMMAND register specifies the address of the target
register for future read and write operations, as well as issues
special function commands.
76543
2
1
0
CMD
TRANSACTION
ADDR/SF
Fields
Bits
Description
CMD
7
Select Command Register. Must write as 1 when addressing
COMMAND register.
TRANSACTION
6:5
Select type of transaction to follow in subsequent data transfers.
FIELD VALUE
DESCRIPTION
00
Reserved - Do not use
01
Normal Operation
10
Reserved – Do not use
11
Special Function – See description below
ADDR/SF
4:0
Address field/special function field. Depending on the transaction
type, see above, this field either specifies a special function
command or selects the specific control-status-data register for
subsequent read and write transactions. The field values listed
below apply only to special function commands.
FIELD VALUE
DESCRIPTION
00100
Interrupt set – forces an interrupt
00110
Clears ALS interrupt
00111
Clears ALS and no persist ALS interrupt
01010
Clears no persist ALS interrupt
Other
Reserved – Do not write
The interrupt set special function command sets the interrupt bits
in the status register (0x13). For the interrupt to be visible on the
INT pin, one of the interrupt enable bits in the enable register
(0x00) must be asserted.
The interrupt set special function must be cleared with an interrupt
clear special function. The ALS interrupt clear special functions
clear any pending interrupt(s) and are self-clearing.
Command Register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com