AD1928YSTZ datasheet(21/32 Pages) AD

21 / 32 page

AD1928

Rev. 0 | Page 21 of 32

ALRCLK

ABCLK

2 ADC CHANNELS OF

SECOND IC IN THE CHAIN

2 ADC CHANNELS OF

FIRST IC IN THE CHAIN

UNUSED UNUSED ADC L1 ADC R1 UNUSED UNUSED ADC L1 ADC R1

ADCTDMOUT (TDM_OUT

OF THE SECOND AD1928

IN THE CHAIN)

UNUSED UNUSED ADC L1 ADC R1

ASDATA1 (TDM_IN

OF THE SECOND AD1928

IN THE CHAIN)

32 BITS

MSB

DSP

SECOND

AD1928

FIRST

AD1928

Figure 22. ADC TDM Daisy-Chain Mode (512 fS BCLK, Two-AD1928 Daisy Chain)

LRCLK

BCLK

SDATA

LRCLK

BCLK

SDATA

LRCLK

BCLK

SDATA

LSB

LEFT CHANNEL

RIGHT CHANNEL

LEFT CHANNEL

RIGHT CHANNEL

MSB

RIGHT-JUSTIFIED MODE—SELECT NUMBER OF BITS PER CHANNEL

DSP MODE—16 BITS TO 24 BITS PER CHANNEL

I2S-JUSTIFIED MODE—16 BITS TO 24 BITS PER CHANNEL

LEFT-JUSTIFIED MODE—16 BITS TO 24 BITS PER CHANNEL

LRCLK

BCLK

SDATA

LSB

NOTES

1. DSP MODE DOES NOT IDENTIFY CHANNEL.

2. LRCLK NORMALLY OPERATES AT

fS EXCEPT FOR DSP MODE WHICH, IS 2 × fS.

3. BCLK FREQUENCY IS NORMALLY 64 × LRCLK BUT MAY BE OPERATED IN BURST MODE.

MSB

Figure 23. Stereo Serial Modes

AD1928YSTZ Datasheet(PDF) 21 Page - Analog Devices

AD1928YSTZ Datasheet(HTML) 21 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

Datasheet Download

Link URL