Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AD9865BCPZ Datasheet(PDF) 43 Page - Analog Devices

Part # AD9865BCPZ
Description  Broadband Modem Mixed-Signal Front End
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9865BCPZ Datasheet(HTML) 43 Page - Analog Devices

Back Button AD9865BCPZ Datasheet HTML 39Page - Analog Devices AD9865BCPZ Datasheet HTML 40Page - Analog Devices AD9865BCPZ Datasheet HTML 41Page - Analog Devices AD9865BCPZ Datasheet HTML 42Page - Analog Devices AD9865BCPZ Datasheet HTML 43Page - Analog Devices AD9865BCPZ Datasheet HTML 44Page - Analog Devices AD9865BCPZ Datasheet HTML 45Page - Analog Devices AD9865BCPZ Datasheet HTML 46Page - Analog Devices AD9865BCPZ Datasheet HTML 47Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 48 page
background image
AD9865
Rev. A | Page 43 of 48
calibration and filter tuning routine is initiated upon RESET
returning high. To ensure sufficient power-on time of the
various functional blocks, RESET returning high should occur
no less than 10 ms upon power-up. If a digital reset signal from
a microprocessor reset circuit (such as ADM1818) is not
available, a simple R-C network referenced to DVDD can be
used to hold RESET low for approximately 10 ms upon power-
up.
ANALOG AND DIGITAL LOOP-BACK TEST MODES
The AD9865 features analog and digital loop-back capabilities
that can assist in system debug and final test. Analog loop-back
routes the digital output of the ADC back into the Tx data path
prior to the interpolation filters such that the Rx input signal
can be monitored at the output of the TxDAC or IAMP. As a
result, the analog loop-back feature can be used for a half- or
full-duplex interface, to allow testing of the functionality of the
entire IC (excluding the digital data interface).
For example, the user can configure the AD9865 with similar
settings as the target system, inject an input signal (sinusoidal
waveform) into the Rx input, and monitor the quality of the
reconstructed output from the TxDAC or IAMP to ensure a
minimum level of performance. In this test, the user can
exercise the RxPGA as well as validate the attenuation char-
acteristics of the RxLPF. Note that the RxPGA gain setting
should be selected such that the input does not result in clipping
of the ADC.
Digital loop-back can be used to test the full-duplex digital
interface of the AD9865. In this test, data appearing on the
Tx[5:0] port is routed back to the Rx[5:0] port, thereby
confirming proper bus operation. The Rx port can also be
three-stated for half- and full-duplex interfaces.
Table 26. SPI Registers for Test Modes
Address (Hex)
Bit
Description
0x0D
(7)
Analog loop-back
(6)
Digital loop-back
(5)
Rx port three-state



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com