Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

33790 Datasheet(PDF) 6 Page - Freescale Semiconductor, Inc

Part # 33790
Description  Two-Channel Distributed System Interface (DSI) Physical Interface Device
PDF  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

33790 Datasheet(HTML) 6 Page - Freescale Semiconductor, Inc

Back Button 33790 Datasheet HTML 2Page - Freescale Semiconductor, Inc 33790 Datasheet HTML 3Page - Freescale Semiconductor, Inc 33790 Datasheet HTML 4Page - Freescale Semiconductor, Inc 33790 Datasheet HTML 5Page - Freescale Semiconductor, Inc 33790 Datasheet HTML 6Page - Freescale Semiconductor, Inc 33790 Datasheet HTML 7Page - Freescale Semiconductor, Inc 33790 Datasheet HTML 8Page - Freescale Semiconductor, Inc 33790 Datasheet HTML 9Page - Freescale Semiconductor, Inc 33790 Datasheet HTML 10Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 12 page
background image
Analog Integrated Circuit Device Data
6
Freescale Semiconductor
33790
ELECTRICAL CHARACTERISTICS
DYNAMIC ELECTRICAL CHARACTERISTICS
DYNAMIC ELECTRICAL CHARACTERISTICS
Table 4. Dynamic Electrical Characteristics
Characteristics noted under conditions 4.75 V
≤ V
DD ≤ 5.25 V, 8.0 V ≤ VSUP ≤ 25.0 V, -40°C ≤ TJ ≤ 150°C unless otherwise
noted.
Characteristic
Symbol
Min
Typ
Max
Unit
MICROCONTROLLER INTERFACE
Microcontroller Signal Cycle Time
tCYC
6.6
–
1000
µs
Microcontroller Signal Low Time
tCYCL
2.0
–
667
µs
Microcontroller Signal High Time
tCYCH
2.0
–
667
µs
Microcontroller Signal Duty Cycle for Logic Zero
DCLO
30
33
36
%
Microcontroller Signal Duty Cycle for Logic One
DCHI
60.0
66.7
72.0
%
Microcontroller Signal Slew Time (6)
tSLEW
–
–
500
ns
Frame Start to Signal Delay Time
tDLY1
tcyc-0.1
tcyc
tcyc+0.1
µs
Signal End to Frame End Delay Time
tDLY2
1.0
–
–
µs
Rise Time (6)
tRISE
0
–
100
ns
Fall Time (6)
tFALL
0
–
100
ns
BUS TRANSMITTER
Idle to Frame and Frame to Idle Slew Rate
C
≤ 5.0 nF
tSLEW(FRAME)
3.0
6.0
10.0
V/
µs
Signal High to Low and Signal Low to High Slew Rate
C
≤ 5.0 nF
tSLEW(SIGNAL)
3.0
4.5
8.0
V/
µs
Data Valid (VSUPx = 25 V, CL ≤ 5.0 nF)
DSIxF, VIN(TH) to DSIxO = 5.3 V
DSIxS, VIN(TH) to DSIxO = 2.6 V
DSIxS, VIN(TH) to DSIxO = 3.4 V
DSIxF, VIN(TH) to DSIxO = 7.0 V
tDVLD1
tDVLD2
tDVLD3
tDVLD4
2.44
0.25
0.25
0.25
–
–
–
–
6.56
1.3
1.3
1.3
µs
BUS RECEIVER
Receiver Delay Time
tDRH: I = IRH to DSIxR = 2.5 V
tDRL: I = IRH to DSIxR = 2.5 V
tDRH
tDRL
–
–
400
400
750
750
ns
Notes
6.
Slew times and rise and fall times between 10% and 90% of output high and low levels.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com