XRT86VL32IB datasheet(49/155 Pages) EXAR

49 / 155 page

XRT86VL32

REV. V1.2.0

DUAL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

1-0

TxIMODE[1:0]

R/W

(Continued)

Transmit backplane interface signals include:

TxSERCLK is an input clock at 1.544MHz

TxMSYNC will become the highspeed input clock at 12.352 or 16.384MHz to

input high-speed multiplexed data on the back-plane interface

TxSYNC can be configured as a single frame or super-frame boundary,

depending on the setting of bit 5 of register 0xn109

TxSER is the high-speed data input

NOTE: In high speed mode, transmit data is sampled on the rising edge of the

12Mhz or 16MHz clock edge.

TABLE 28: TRANSMIT INTERFACE CONTROL REGISTER (TICR)

HEX ADDRESS:0Xn120

BIT

FUNCTION

TYPE

DEFAULT

DESCRIPTION-OPERATION

TABLE 30: TRANSMIT INTERFACE SPEED WHEN MULTIPLEXED MODE IS

ENABLED (TXMUXEN = 1)

TXIMODE[1:0]

TRANSMIT INTERFACE SPEED

Bit-Multiplexed Mode at 12.352MHz is Enabled:

Transmit backplane interface is taking four-channel mul-

tiplexed data at a rate of 12.352Mbit/s from channel 0

and bit-demultiplexing the serial data into 4 channels

and output to the line on channels 0 through 3. The

TxSYNC signal pulses “High” during the framing bit of

each DS-1 frame.

Bit-Multiplexed Mode at 16.384MHz is Enabled:

Transmit backplane interface is taking four-channel mul-

tiplexed data at a rate of 16.384Mbit/s from channel 0

and bit-demultiplexing the serial data into 4 channels

and output to the line on channels 0 through 3. The

TxSYNC signal pulses “High” during the framing bit of

each DS-1 frame.

HMVIP High-Speed Multiplexed Mode Enabled:

Transmit backplane interface is taking four-channel mul-

tiplexed data at a rate of 16.384Mbit/s from channel 0

and byte-demultiplexing the serial data into 4 channels

and output on channels 0 through 3. The TxSYNC signal

pulses “High” during the last two bits of the previous DS-

1 frame and the first two bits of the current DS-1 frame.

H.100 High-Speed Multiplexed Mode Enabled:

Transmit backplane interface is taking four-channel mul-

tiplexed data at a rate of 16.384Mbit/s from channel 0

and byte-demultiplexing the serial data into 4 channels

and output to the line on channels 0 through 3. The

TxSYNC signal pulses “High” during the last bit of the

previous DS-1 frame and the first bit of the current DS-1

frame.

XRT86VL32IB Datasheet(PDF) 49 Page - Exar Corporation

XRT86VL32IB Datasheet(HTML) 49 Page - Exar Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL