XR16M752 datasheet(9/51 Pages) EXAR

9 / 51 page

XR16M752/XR68M752

REV. 1.0.2

HIGH PERFORMANCE DUART WITH 64-BYTE FIFO

2.2

Device Reset

The RESET input resets the internal registers and the serial interface outputs in both channels to their default

state (see Table 16). An active high pulse of longer than 40 ns duration will be required to activate the reset

function in the device.

2.3

Channel A and B Selection

The UART provides the user with the capability to bi-directionally transfer information between an external

CPU and an external serial communication device. During Intel Bus Mode (16/68# pin connected to VCC), a

logic 0 on chip select pins, CSA# or CSB#, allows the user to select UART channel A or B to configure, send

transmit data and/or unload receive data to/from the UART. Selecting both UARTs can be useful during power

up initialization to write to the same internal registers, but do not attempt to read from both UARTs

simultaneously. Individual channel select functions are shown in Table 1.

During Motorola Bus Mode (16/68# pin connected to GND), the package interface pins are configured for

connection with Motorola, and other popular microprocessor bus types. In this mode the M752 decodes an

additional address, A3, to select one of the UART ports. The A3 address decode function is used only when in

the Motorola Bus Mode. See Table 2.

2.4

Channel A and B Internal Registers

Each UART channel in the M752 has a set of enhanced registers for control, monitoring and data loading and

unloading. The configuration register set is compatible to those already available in the standard single

16C550 and dual ST16C2550. These registers function as data holding registers (THR/RHR), interrupt status

and control registers (ISR/IER), a FIFO control register (FCR), receive line status and control registers (LSR/

LCR), modem status and control registers (MSR/MCR), programmable data rate (clock) divisor registers (DLL/

DLM/DLD), and a user accessible Scratchpad Register (SPR).

Beyond the general 16C550 features and capabilities, the M752 offers enhanced feature registers (EFR, Xon/

Xoff 1, Xon/Xoff 2, TCR, TLR and DLD) that provide automatic RTS and CTS hardware flow control, Xon/Xoff

software flow control, automatic RS-485 half-duplex direction output enable/disable, and programmable FIFO

trigger level control. All the register functions are discussed in full detail later in “Section 3.0, UART Internal

Registers” on page 22.

TABLE 1: CHANNEL A AND B SELECT IN 16 MODE

CSA#

CSB#

FUNCTION

UART de-selected

Channel A selected

Channel B selected

Channel A and B selected

TABLE 2: CHANNEL A AND B SELECT IN 68 MODE

CS#

FUNCTION

N/A

UART de-selected

Channel A selected

Channel B selected

XR16M752 Datasheet(PDF) 9 Page - Exar Corporation

XR16M752 Datasheet(HTML) 9 Page - Exar Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51

Datasheet Download

Link URL