Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

LT1010CDD Datasheet(PDF) 16 Page - Linear Technology

Part # LT1010CDD
Description  Fast 짹150mA Power Buffer
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LT1010CDD Datasheet(HTML) 16 Page - Linear Technology

Back Button LT1010CDD Datasheet HTML 12Page - Linear Technology LT1010CDD Datasheet HTML 13Page - Linear Technology LT1010CDD Datasheet HTML 14Page - Linear Technology LT1010CDD Datasheet HTML 15Page - Linear Technology LT1010CDD Datasheet HTML 16Page - Linear Technology LT1010CDD Datasheet HTML 17Page - Linear Technology LT1010CDD Datasheet HTML 18Page - Linear Technology LT1010CDD Datasheet HTML 19Page - Linear Technology LT1010CDD Datasheet HTML 20Page - Linear Technology  
Zoom Inzoom in Zoom Outzoom out
 16 / 20 page
background image
16
LT1010
1010fc
DEFI ITIO OF TER S
Output Offset Voltage: The output voltage measured with
the input grounded (split supply operation).
Input Bias Current: The current out of the input terminal.
Large-Signal Voltage Gain: The ratio of the output volt-
age change to the input voltage change over the specified
input voltage range.*
Output Resistance: The ratio of the change in output
voltage to the change in load current producing it.*
Output Saturation Voltage: The voltage between the out-
put and the supply rail at the limit of the output swing
toward that rail.
Saturation Offset Voltage: The output saturation voltage
with no load.
Saturation Resistance: The ratio of the change in output
saturation voltage to the change in current producing it,
going from no load to full load.*
Slew Rate: The average time rate of change of output
voltage over the specified output range with an input step
between the specified limits.
Bias Terminal Voltage: The voltage between the bias
terminal and V+.
Supply Current: The current at either supply terminal with
no output loading.
*Pulse measurements (~1ms) as required to minimize thermal effects.
SCHE ATIC DIAGRA
(Excluding protection circuits)
Q13
Q4
Q10
Q9
Q3
Q2
Q1
Q12
Q15
C1
30pF
Q19
Q17
R9
4k
R1
4k
R13
200
Ω
R8
1k
R11
200
Ω
R14
7
Ω
R10
200
Ω
R12
3k
Q14
Q18
Q11
Q16
OUTPUT
V–
INPUT
1010 SD
BIAS
V+
Q20
Q8
R4
1k
R7
300
Ω
R5
1.5k
R6
15
Ω
R3
1k
R2
1k
Q7
Q6
Q5
Q21
Q22



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com