Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TDA8752B Datasheet(PDF) 3 Page - NXP Semiconductors

Part # TDA8752B
Description  Triple high-speed Analog-to-Digital Converter 110 Msps ADC
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

TDA8752B Datasheet(HTML) 3 Page - NXP Semiconductors

  TDA8752B Datasheet HTML 1Page - NXP Semiconductors TDA8752B Datasheet HTML 2Page - NXP Semiconductors TDA8752B Datasheet HTML 3Page - NXP Semiconductors TDA8752B Datasheet HTML 4Page - NXP Semiconductors TDA8752B Datasheet HTML 5Page - NXP Semiconductors TDA8752B Datasheet HTML 6Page - NXP Semiconductors TDA8752B Datasheet HTML 7Page - NXP Semiconductors TDA8752B Datasheet HTML 8Page - NXP Semiconductors TDA8752B Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 36 page
background image
2000 Jan 10
3
Philips Semiconductors
Preliminary specification
Triple high-speed Analog-to-Digital
Converter 110 Msps (ADC)
TDA8752B
QUICK REFERENCE DATA
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
VCCA
analog supply voltage
for R, G and B channels
4.75
5.0
5.25
V
VDDD
logic supply voltage
for I2C-bus and 3-wire
4.75
5.0
5.25
V
VCCD
digital supply voltage
4.75
5.0
5.25
V
VCCO
output stages supply voltage
for R, G and B channels
4.75
5.0
5.25
V
VCCA(PLL)
analog PLL supply voltage
4.75
5.0
5.25
V
VCCO(PLL)
output PLL supply voltage
4.75
5.0
5.25
V
ICCA
analog supply current
−
120
−
mA
IDDD
logic supply current
for I2C-bus and 3-wire
−
1.0
−
mA
ICCD
digital supply current
−
40
−
mA
ICCO
output stages supply current
fCLK = 110 MHz;
ramp input
−
26
−
mA
ICCA(PLL)
analog PLL supply current
−
28
−
mA
ICCO(PLL)
output PLL supply current
−
5
−
mA
fCLK
maximum clock frequency
TDA8752B/8
110
−−
MHz
fref(PLL)
PLL reference clock frequency
15
−
280
kHz
fVCO
VCO output clock frequency
12
−
110
MHz
INL
DC integral non linearity
from analog input to
digital output; full-scale;
ramp input;
fCLK = 110 MHz
−±0.5
±1.5
LSB
DNL
DC differential non linearity
from analog input to
digital output; full-scale;
ramp input;
fCLK = 110 MHz
−±0.5
±1.0
LSB
∆G
amp/T
amplifier gain stability as a function of
temperature
Vref = 2.5 V with
100 ppm/
°C maximum
−−
200
ppm/
°C
B
amplifier bandwidth
−3 dB; Tamb =25 °C
250
−−
MHz
tset
settling time of the ADC block plus AGC
input signal settling
time < 1 ns; Tamb =25 °C
−−
6ns
DRPLL
PLL divider ratio
100
−
4095
Ptot
total power consumption
fCLK = 110 MHz;
ramp input
−
1.1
−
W
jPLL(rms)
maximum PLL phase jitter (RMS value)
fref = 66.67 kHz;
fCLK = 110 MHz
−
0.67
−
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com