Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

PIC16F616-I/MLQTP Datasheet(PDF) 25 Page - Microchip Technology

Part # PIC16F616-I/MLQTP
Description  14-Pin, Flash-Based 8-Bit CMOS Microcontrollers
PDF  180 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC16F616-I/MLQTP Datasheet(HTML) 25 Page - Microchip Technology

Back Button PIC16F616-I/MLQTP Datasheet HTML 21Page - Microchip Technology PIC16F616-I/MLQTP Datasheet HTML 22Page - Microchip Technology PIC16F616-I/MLQTP Datasheet HTML 23Page - Microchip Technology PIC16F616-I/MLQTP Datasheet HTML 24Page - Microchip Technology PIC16F616-I/MLQTP Datasheet HTML 25Page - Microchip Technology PIC16F616-I/MLQTP Datasheet HTML 26Page - Microchip Technology PIC16F616-I/MLQTP Datasheet HTML 27Page - Microchip Technology PIC16F616-I/MLQTP Datasheet HTML 28Page - Microchip Technology PIC16F616-I/MLQTP Datasheet HTML 29Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 180 page
background image
© 2007 Microchip Technology Inc.
Preliminary
DS41288C-page 23
PIC16F610/616/16HV610/616
FIGURE 2-6:
DIRECT/INDIRECT ADDRESSING PIC16F610/16HV610
FIGURE 2-7:
DIRECT/INDIRECT ADDRESSING PIC16F616/16HV616
Data
Memory
Indirect Addressing
Direct Addressing
Bank Select
Location Select
RP1(1) RP0
6
0
From Opcode
IRP(1)
File Select Register
7
0
Bank Select
Location Select
00
01
10
11
180h
1FFh
00h
7Fh
Bank 0
Bank 1
Bank 2
Bank 3
NOT USED(2)
For memory map detail, see Figure 2-3.
70h
40h
Unimplemented data memory locations, read as ‘0’.
Note 1:
The RP1 and IRP bits are reserved; always maintain these bits clear.
2:
Accesses in Bank 2 and Bank 3 are mirrored back into Bank 0 and Bank 1, respectively.
20h
Data
Memory
Indirect Addressing
Direct Addressing
Bank Select
Location Select
RP1(1) RP0
6
0
From Opcode
IRP(1)
File Select Register
7
0
Bank Select
Location Select
00
01
10
11
180h
1FFh
00h
7Fh
Bank 0
Bank 1
Bank 2
Bank 3
NOT USED(2)
For memory map detail, see Figure 2-4.
70h
40h
Unimplemented data memory locations, read as ‘0’.
Note 1:
The RP1 and IRP bits are reserved; always maintain these bits clear.
2:
Accesses in Bank 2 and Bank 3 are mirrored back into Bank 0 and Bank 1, respectively.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com