IMXRT1060CEC datasheet(21/119 Pages) NXP

21 / 119 page

Modules List

i.MX RT1060 Crossover Processors for Consumer Products, Rev. 4, 04/2024

NXP Semiconductors

JTAG_nnnn

The JTAG interface is summarized in Table 4. Use of external resistors is unnecessary. However,

if external resistors are used, the user must ensure that the on-chip pull-up/down configuration is

followed. For example, do not use an external pull down on an input that has on-chip pull-up.

JTAG_TDO is configured with a keeper circuit such that the non-connected condition is eliminated

if an external pull resistor is not present. An external pull resistor on JTAG_TDO is detrimental and

should be avoided.

JTAG_MOD is referenced as SJC_MOD in the i.MX RT1060 reference manual (IMXRT1060RM).

Both names refer to the same signal. JTAG_MOD must be externally connected to GND for normal

operation. Termination to GND through an external pull-down resistor (such as 1 k) is allowed.

JTAG_MOD set to hi configures the JTAG interface to mode compliant with IEEE1149.1 standard.

JTAG_MOD set to low configures the JTAG interface for common SW debug adding all the system

TAPs to the chain.

Note : For JTAG_TRSTB pin, it is recommended to reserve

an external pull down resistor. keep this pull-down resistor on

production and remove it on debugging. If users want to use

other function on this pin (such as GPIO, Timer,etc), it is

recommended to switch JTAG_TCK and JTAG_TMS first,

then switch the setting of JTAG_TRSTB.

These signals are No Connect (NC) and should be disconnected by the user.

POR_B

This cold reset negative logic input resets all modules and logic in the IC.

May be used in addition to internally generated power on reset signal (logical AND, both internal

and external signals are considered active low).

ONOFF

ONOFF can be configured in debounce, off to on time, and max time-out configurations. The

debounce and off to on time configurations supports 0, 50, 100 and 500 ms. Debounce is used to

generate the power off interrupt. While in the ON state, if ONOFF button is pressed longer than the

debounce time, the power off interrupt is generated. Off to on time supports the time it takes to

request power on after a configured button press time has been reached. While in the OFF state,

if ONOFF button is pressed longer than the off to on time, the state will transition from OFF to ON.

Max time-out configuration supports 5, 10, 15 seconds and disable. Max time-out configuration

supports the time it takes to request power down after ONOFF button has been pressed for the

defined time.

TEST_MODE

TEST_MODE is for NXP factory use. The user can leave this signal floating or tie it to ground.

WAKEUP

A GPIO powered by SNVS domain power supply which can be configured as wakeup source in

SNVS mode.

Table 4. JTAG Controller interface summary

JTAG

I/O Type

On-chip Termination

JTAG_TCK

Input

100 kpull-down

JTAG_TMS

Input

47 kpull-up

JTAG_TDI

Input

47 kpull-up

JTAG_TDO

3-state output

Keeper

Table 3. Special signal considerations (continued)

Signal Name

Remarks

IMXRT1060CEC Datasheet(PDF) 21 Page - NXP Semiconductors

IMXRT1060CEC Datasheet(HTML) 21 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL