| Electronic Components Datasheet Search |
|
SC2441ITSTRT Datasheet(PDF) 20 Page - Semtech Corporation |
|
|
|||||||||||||||||||||||||||||
SC2441ITSTRT Datasheet(HTML) 20 Page - Semtech Corporation |
|
20 / 35 page ![]() 20 2005 Semtech Corp. www.semtech.com POWER MANAGEMENT SC2441 Q1 Q2 Cin Cou t RL Rlo ad Rs Vo Vin Cs vC (t ) L iL (t ) Q3 Q4 VP N Vbe 4 Vbe 3 Vgs2 Vgs1 PN Figure 12. The basic structure of combi-sense. follow the gate drive signals Vgs1 and Vgs2 respectively with minimal delay. The transition edges at the Virtual Phase Node (VPN) therefore matches closely to those of the Phase Node (PN). When Q1/Q3 are on and Q2/Q4 are off, the circuit in Figure 12 is reduced to that of Figure 13 a). Here Rds1 is the on- resistance of the top MOSFET. The branches {(Rds1+RL), L} and {R s, CS}, are in parallel. The DC voltage across L and the DC current through C S are both zero. There is no DC voltage across R s either. Therefore on average, the voltage drop (Rds1+RL)I o equals VCs. The DC inductor current can be sensed from V Cs if (Rds1+RL) is known. When Q1/Q3 are off and Q2/Q4 are on, the equivalent circuit of Figure 12 reduces to the sub-circuit in Figure 13b). Here Rds2 is the channel resistance of the bottom MOSFET. In this case, the branch {R s, Cs} is in parallel with {(Rds2+RL), L} and V Cs=(Rds2+RL)Io. Averaging over one switching cycle, Cin Cout RL Rload Rs Vo Vin Cs vC(t) L iL(t) PN Rds1 VPN Figure 13. a) Equivalent sub-circuit. Ci n Cou t RL Rload Rs Vo Vin Cs vC (t) L iL(t) PN Rds2 VPN Figure 13. b) Equivalent sub-circuit. V Cs=[D(Rds1+RL)+(1-D)(Rds2+RL)]Io or V Cs=[D Rds1+(1-D)Rds2+RL]Io:=ReqIo. The DC voltage across V Cs is independent of L, Rs and Cs. If only the average load current is needed (as in average current-mode control), this current sensing method will be sufficient without any additional time-constant matching constraint. In peak current-mode control, the voltage ripple on C s is used as the modulating ramp. The V Cs peak-to-peak amplitude (denoted as ∆V Cs) directly affects the signal- to-noise ratio of the PWM operation. Small ∆V Cs leads to lower signal-to-noise ratio and more jittery operation. Large ∆V Cs leads to more circuit (power stage) sensitive operation. A good compromise is to make ∆V Cs~ReqδIo. The above condition holds if the following time-constants are made equal. . C R R L s s eq ≈ If Rds1=Rds2, then R eq = Rds1+ RL. For example, in the application circuit, L=1.3µH, RL=1.56m Ω and Rds1=Rds2=8m Ω , the time constant R sCs should be set as 136µs. If C s=33nF, then Rs=4.12kΩ. Applications Information (Cont.) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |