Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SC1211VXSTRT Datasheet(PDF) 10 Page - Semtech Corporation

Part # SC1211VXSTRT
Description  High Speed, Combi-Sense짰, Synchronous MOSFET Driver for Mobile Applications
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SEMTECH [Semtech Corporation]
Direct Link  http://www.semtech.com
Logo SEMTECH - Semtech Corporation

SC1211VXSTRT Datasheet(HTML) 10 Page - Semtech Corporation

Back Button SC1211VXSTRT Datasheet HTML 3Page - Semtech Corporation SC1211VXSTRT Datasheet HTML 4Page - Semtech Corporation SC1211VXSTRT Datasheet HTML 5Page - Semtech Corporation SC1211VXSTRT Datasheet HTML 6Page - Semtech Corporation SC1211VXSTRT Datasheet HTML 7Page - Semtech Corporation SC1211VXSTRT Datasheet HTML 8Page - Semtech Corporation SC1211VXSTRT Datasheet HTML 9Page - Semtech Corporation SC1211VXSTRT Datasheet HTML 10Page - Semtech Corporation SC1211VXSTRT Datasheet HTML 11Page - Semtech Corporation  
Zoom Inzoom in Zoom Outzoom out
 10 / 11 page
background image
10
 2005 Semtech Corp.
www.semtech.com
POWER MANAGEMENT
SC1211VX
Applications Information (Cont.)
whole during PCB layout. Refer to Semtech SC2643VX/
SC1211VX EVB Layout Guideline.
For the SC1211VX driver, the following guidelines are
typically recommended during PCB layout:
1. Place the SC1211VX close to the FETs for shortest
gate drive traces and ground return paths.
2. Connect the bypass capacitor as close as possible to
pin VCC and PGND for decoupling.
3. Locate the components of the bootstrap circuit close
to the SC1211VX.
SOLDERING CONSIDERA
SOLDERING CONSIDERA
SOLDERING CONSIDERA
SOLDERING CONSIDERA
SOLDERING CONSIDERATION
TION
TION
TION
TION
The exposed die pad of the SC1211VX is used for ground
return and thermal release of the driver. The pad must
be soldered to the ground plane that is further connected
to the system ground in the inner layer through multiple
vias. For better electrical and thermal performance, it is
recommended to use all copper available under the driver
as the ground plane, and place the vias as close as pos-
sible to the solder pad. Meanwhile, the vias have to be
masked out to prevent solder leakage during reflow. The
layout arrangement is detailed in the above figure, which
also can be found in the “Land Pattern – Power SOIC-8”
section.
Solder Pad
Solder Mask
Vias
Copper



Html Pages

1 2 3 4 5 6 7 8 9 10 11


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com