Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

STI5107 Datasheet(PDF) 8 Page - STMicroelectronics

Part # STI5107
Description  Low-cost interactive set-top box decoder
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STI5107 Datasheet(HTML) 8 Page - STMicroelectronics

Back Button STI5107 Datasheet HTML 4Page - STMicroelectronics STI5107 Datasheet HTML 5Page - STMicroelectronics STI5107 Datasheet HTML 6Page - STMicroelectronics STI5107 Datasheet HTML 7Page - STMicroelectronics STI5107 Datasheet HTML 8Page - STMicroelectronics STI5107 Datasheet HTML 9Page - STMicroelectronics STI5107 Datasheet HTML 10Page - STMicroelectronics STI5107 Datasheet HTML 11Page - STMicroelectronics STI5107 Datasheet HTML 12Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 14 page
background image
Architecture features
STi5107
8/14
Programmable transport interface (PTI)
The PTI hardware performs the following functions:
●
descrambling, demultiplexing and data filtering,
●
PES data is transferred by DMA to audio and video decoders via circular buffers,
●
section data is transferred by DMA to separate buffers for further processing by the
CPU,
●
DVB transport streams with data rates up to 100 Mbit/s,
●
PID filtering to select the audio, video and data packets to be processed,
●
can support 48 PID slots.
●
descramble streams using the following ciphers:
–
DVB-CSA,
–
NDS specific streams that are supported by the integrated ICAM functionality.
●
has a section filter core that filters DVB standard sections using 96x 8-byte or 48x 16-
byte filters.
2.6
MPEG graphics and display processing
The MPEG graphics and display architecture shown in Figure 6 provides the graphics,
video-stream processing and display capabilities of the STi5107.
Figure 6.
Graphics and display subsystem
Video decode and display
The video decoder is based on the Omega2 cell and provides a memory to memory decode
into YC 4:2:0 macroblock format, it is able to provide simple resizing based on x2 and x0.5.
The GDMA retrieves the final composition from main memory and transfers it to the DENC,
which in turn drives the output video DAC.
16
SDRAM
Omega2 interconnect
LMI
Omega2
video
decoder
GDMA
DENC
VDAC
Analog video
out
Blitter
Digital video



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com