Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PCA9535CD Datasheet(PDF) 14 Page - NXP Semiconductors

Part # PCA9535CD
Description  16-bit I2C-bus and SMBus, low power I/O port with interrupt
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCA9535CD Datasheet(HTML) 14 Page - NXP Semiconductors

Back Button PCA9535CD Datasheet HTML 10Page - NXP Semiconductors PCA9535CD Datasheet HTML 11Page - NXP Semiconductors PCA9535CD Datasheet HTML 12Page - NXP Semiconductors PCA9535CD Datasheet HTML 13Page - NXP Semiconductors PCA9535CD Datasheet HTML 14Page - NXP Semiconductors PCA9535CD Datasheet HTML 15Page - NXP Semiconductors PCA9535CD Datasheet HTML 16Page - NXP Semiconductors PCA9535CD Datasheet HTML 17Page - NXP Semiconductors PCA9535CD Datasheet HTML 18Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 32 page
background image
PCA9535_PCA9535C_3
© NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 03 — 4 October 2007
14 of 32
NXP Semiconductors
PCA9535; PCA9535C
16-bit I2C-bus and SMBus, low power I/O port with interrupt
6.5.3 Interrupt output
The open-drain interrupt output is activated when one of the port pins change state and
the pin is configured as an input. The interrupt is deactivated when the input returns to its
previous state or the Input Port register is read (see Figure 11). A pin configured as an
output cannot cause an interrupt. Since each 8-bit port is read independently, the interrupt
caused by Port 0 will not be cleared by a read of Port 1 or the other way around.
Remark: Changing an I/O from an output to an input may cause a false interrupt to occur
if the state of the pin does not match the contents of the Input Port register.
7.
Characteristics of the I2C-bus
The I2C-bus is for 2-way, 2-line communication between different ICs or modules. The two
lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be
connected to a positive supply via a pull-up resistor when connected to the output stages
of a device. Data transfer may be initiated only when the bus is not busy.
7.1 Bit transfer
One data bit is transferred during each clock pulse. The data on the SDA line must remain
stable during the HIGH period of the clock pulse as changes in the data line at this time
will be interpreted as control signals (see Figure 13).
7.1.1 START and STOP conditions
Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW
transition of the data line while the clock is HIGH is defined as the START condition (S). A
LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP
condition (P) (see Figure 14.)
Fig 13. Bit transfer
mba607
data line
stable;
data valid
change
of data
allowed
SDA
SCL
Fig 14. Definition of START and STOP conditions
mba608
SDA
SCL
P
STOP condition
SDA
SCL
S
START condition



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com