All trademarks mentioned in this document

are trademarks of their respective owners.

Copyright 1999-2007 DCD – Digital Core Design. All Rights Reserved.

http://www.DigitalCoreDesign.com

http://www.dcd.pl

268

1550

11525

26220

0

2000

4000

6000

8000

10000

12000

14000

16000

18000

20000

22000

24000

26000

28000

80C51 (12MHz)

80C310 (33MHz)

DP80C51 - external program memory (150MHz)

DP80C51 - internal program memory (150MHz)

Area utilized by the each unit of DP80C51 core

in vendor specific technologies is summarized

in table below.

Area

Component

[LC]

[FFs]

CPU*

1670

310

Interrupt Controller

150

40

Power Management Unit

10

5

I/O ports

100

35

Timers

160

50

UART0

210

60

Total area

2300

500

*CPU – consisted of ALU, Opcode Decoder, Control Unit, Program &

Internal & External Memory Interfaces, User SFRs Interface

Core components area utilization in all technologies except

STRATIX-II

Area

Component

[LC]

[FFs]

CPU*

1305

310

Interrupt Controller

115

40

Power Management Unit

10

5

I/O ports

75

35

Timers

125

50

UART0

160

60

Total area

1790

500

*CPU – consisted of ALU, Opcode Decoder, Control Unit, Program &

Internal & External Memory Interfaces, User SFRs Interface

Core components area utilization in STRATIX-II