| Electronic Components Datasheet Search |
|
TC9318AFAG Datasheet(PDF) 49 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TC9318AFAG Datasheet(HTML) 49 Page - Toshiba Semiconductor |
|
49 / 56 page ![]() TC9318AFAG/AFBG 2006-07-27 49 2. MUTE Output Structure and Timing Note 50: When POL bit = 0 Note 51: When using the phase difference output by the phase comparator, externally connect a low-pass filter to the MUTE output. Test Ports These are internal ports for testing the device’s functions. Access the ports by executing the OUT1 instruction with the operand [CN = AH] or [CN = DH], or the OUT2 instruction with the operands [CN = FFH]. The ports are normally set to “0” by software. If the data “1” is set to Test port bit from #0 to #3, the CPU stop function is inhibited and the data “0” is set, the CPU function is operating. In case of using supply voltage detection externally, set CPU stop function as inhibition. Note 52: The ports are reset to “0” after a system reset. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |