Reference

Generator

LVDS

INN0

INP0

INN1

INP1

EN

VCC

GND

OUTN [0..3]

OUTP [0..3]

VCC

200 kW

LVDS

OUTN [4..7]

OUTP [4..7]

VCC

VCC

GND

VAC_REF1

200 kW

VAC_REF0

5mmx 5mm

28 pinQFN

ThermalPad

2

3

4

5

6

7

1

18

17

16

15

21

20

19

OUTP4

OUTN5

OUTP5

OUTN4

VCC

OUTN6

OUTP6

GND

VCC

INP0

INN0

OUTN0

VAC_REF0

OUTP0

8

9

10

11

12

13

14

28

27

26

25

24

23

22

CDCLVD2104

SCAS903A – JUNE 2010 – REVISED AUGUST 2010

www.ti.com

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam

during storage or handling to prevent electrostatic damage to the MOS gates.

Figure 2. CDCLVD2104 Block Diagram

TOP VIEW

2

Submit Documentation Feedback

Copyright © 2010, Texas Instruments Incorporated

Product Folder Link(s): CDCLVD2104