Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TPIC44H01DA Datasheet(PDF) 8 Page - Texas Instruments

Part # TPIC44H01DA
Description  4-CHANNEL SERIAL AND PARALLEL HIGH-SIDE PRE-FET DRIVER
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

TPIC44H01DA Datasheet(HTML) 8 Page - Texas Instruments

Back Button TPIC44H01DA Datasheet HTML 4Page - Texas Instruments TPIC44H01DA Datasheet HTML 5Page - Texas Instruments TPIC44H01DA Datasheet HTML 6Page - Texas Instruments TPIC44H01DA Datasheet HTML 7Page - Texas Instruments TPIC44H01DA Datasheet HTML 8Page - Texas Instruments TPIC44H01DA Datasheet HTML 9Page - Texas Instruments TPIC44H01DA Datasheet HTML 10Page - Texas Instruments TPIC44H01DA Datasheet HTML 11Page - Texas Instruments TPIC44H01DA Datasheet HTML 12Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 31 page
background image
TPIC44H01
4-CHANNEL SERIAL AND PARALLEL HIGH-SIDE PRE-FET DRIVER
SLIS088 – SEPTEMBER 1998
8
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
switching characteristics, VCC = 5 V, V(PWR) = 12 V, TC = 25°C
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
t(STG)
Short-to-ground deglitch time
16
µs
t(OC)
Over-current deglitch time
SDI bits DG1–3 = 0 (default after POR),
120
µs
t(OL)
Open-load deglitch time
(),
See Figures 11, 12, and 17 and Table 4
120
µs
t(retry)
Auto-retry time
15
ms
tPLH
Propagation turn-on delay, CS or IN1 – 4 to
GATE1 – 4
CG = 400 pF See Figures 1 and 2
5
µs
tPHL
Propagation turn-off delay, CS or IN1 – 4 to
GATE1 – 4
CG = 400 pF, See Figures 1 and 2
5
µs
f(SCLK)
Serial clock frequency
t(WH)= t(WL) = 0.5/f(SCLK), See Figure 5
1
5
MHz
tsu(lead)
Setup from the falling edge of CS to the
rising edge of SCLK
See Figure 5
100
ns
tsu(lag)
Setup from the falling edge of SCLK to
rising edge of CS
See Figure 5
100
ns
tpd(SDOEN)
Propagation delay from falling edge of CS
to SDO valid
50
ns
tpd(valid)
Propagation delay from falling edge of
SCLK to SDO valid
RL = 10 kΩ, CL = 200 pF, See Figure 5
50
ns
tpd(SDODIS)
Propagation delay from rising edge of CS
to SDO Hi-Z state
150
ns
tf(FLT)
Fall time of FLT output
RL = 10 kΩ, CL = 200 pF, See Figure 3
12
ns
t(active)
POR-to-active status delay, sleep-to-active
status delay
See Figure 4
512
µs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com