MSP430F423IPM.B datasheet(39/61 Pages) TI2

39 / 61 page

P1OUT.x

Module X OUT

P1DIR.x

Direction Control

From Module

P1SEL.x

Interrupt

Edge

Select

P1IES.x

P1SEL.x

P1IE.x

P1IFG.x

P1IRQ.x

Set

Pad Logic

0: Input

1: Output

Bus

keeper

CAPD.x

Module X IN

P1IN.x

P1.0/TA0

P1.1/TA0/MCLK

MSP430F427, MSP430F425, MSP430F423

www.ti.com

SLAS421B – APRIL 2004 – REVISED NOVEMBER 2016

Submit Documentation Feedback

Product Folder Links: MSP430F427 MSP430F425 MSP430F423

Detailed Description

(1)

Timer_A3

6.10 Input/Output Diagrams

6.10.1 Port P1 (P1.0 and P1.1) Input/Output With Schmitt Trigger

Figure 6-8 shows the port diagram. Table 6-13 summarizes the selection of the port function.

NOTE: 0

≤ x ≤ 1. Port function is active if CAPD.x = 0.

Figure 6-8. Port P1 (P1.0 and P1.1) Diagram

Table 6-13. Port P1 (P1.0 and P1.1) Pin Function

P1SEL.x

P1DIR.x

DIRECTION

CONTROL

FROM

MODULE

P1OUT.x

MODULE X

OUT

P1IN.x

MODULE X

P1IE.x

P1IFG.x

P1IES.x

CAPD.x

P1SEL.0

P1DIR.0

P1OUT.0

Out0 Sig.(1)

P1IN.0

CCI0A(1)

P1IE.0

P1IFG.0

P1IES.0

DVSS

P1SEL.1

P1DIR.1

P1OUT.1

MCLK

P1IN.1

CCI0B(1)

P1IE.1

P1IFG.1

P1IES.1

DVSS

MSP430F423IPM.B Datasheet(PDF) 39 Page - Texas Instruments

MSP430F423IPM.B Datasheet(HTML) 39 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

Datasheet Download

Link URL