Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PTH03060YAS Datasheet(PDF) 4 Page - Texas Instruments

Part # PTH03060YAS
Description  10-A NON-ISOLATED DDR/QDR MEMORY BUS TERMINATION MODULES
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

PTH03060YAS Datasheet(HTML) 4 Page - Texas Instruments

  PTH03060YAS Datasheet HTML 1Page - Texas Instruments PTH03060YAS Datasheet HTML 2Page - Texas Instruments PTH03060YAS Datasheet HTML 3Page - Texas Instruments PTH03060YAS Datasheet HTML 4Page - Texas Instruments PTH03060YAS Datasheet HTML 5Page - Texas Instruments PTH03060YAS Datasheet HTML 6Page - Texas Instruments PTH03060YAS Datasheet HTML 7Page - Texas Instruments PTH03060YAS Datasheet HTML 8Page - Texas Instruments PTH03060YAS Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 19 page
background image
www.ti.com
PTHXX060
(Top View)
1
2
10 9
8
7
6
5
4
3
PTH03060Y
PTH05060Y, PTH12060Y
SLTS222A–MARCH 2004–REVISED OCTOBER 2005
Terminal Functions
TERMINAL
DESCRIPTION
NAME
NO.
VIN
2
The positive input voltage power node to the module, which is referenced to common GND.
This is the common ground connection for the VIN and VTT power connections. It is also the 0-VDC reference
GND
1, 7
for the control inputs.
The module senses the voltage at this input to regulate the output voltage, VTT. The voltage at VREF is also
the reference voltage for the system bus receiver comparators. It is normally set to precisely half the bus
VREF
8
driver supply voltage (VDDQ÷ 2), using a resistor divider. The Thevenin impedance of the network driving the
VREF pin should not exceed 500 Ω. See the Typical DDR Application Diagram in the Application Information
section for reference.
This is the regulated power output from the module with respect to the GND node, and the tracking
termination supply for the application data and address buses. It is precisely regulated to the voltage applied
VTT
6
to the module's VREF input, and is active active about 20 ms after a valid input source is applied to the
module. Once active it will track the voltage applied at VREF.
The sense input allows the regulation circuit to compensate for voltage drop between the module and the
Vo Sense
5
load. For optimal voltage accuracy Vo Sense should be connected to VTT.
The Inhibit pin is an open-collector/drain negative logic input that is referenced to GND. Applying a low-level
ground signal to this input turns off the output voltage, VTT. Although the module is inhibited, a voltage, VDDQ
will be present at the output terminals, fed through the DDR memory. When the Inhibit is active, the input
Inhibit
3
current drawn by the regulator is significantly reduced. If the Inhibit pin is left open circuit, the module will
produce an output whenever a valid input source is applied. See the Typical DDR Application Diagram in the
Application Information section for reference.
N/C
4, 9, 10
No connect
4



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com