Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TLV5631IPWR Datasheet(PDF) 11 Page - Texas Instruments

Part # TLV5631IPWR
Description  8-CHANNEL, 12-/10-/8-BIT, 2.7-V TO 5.5-V LOW POWER DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN AND INTERNAL REFERENCE
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

TLV5631IPWR Datasheet(HTML) 11 Page - Texas Instruments

Back Button TLV5631IPWR Datasheet HTML 7Page - Texas Instruments TLV5631IPWR Datasheet HTML 8Page - Texas Instruments TLV5631IPWR Datasheet HTML 9Page - Texas Instruments TLV5631IPWR Datasheet HTML 10Page - Texas Instruments TLV5631IPWR Datasheet HTML 11Page - Texas Instruments TLV5631IPWR Datasheet HTML 12Page - Texas Instruments TLV5631IPWR Datasheet HTML 13Page - Texas Instruments TLV5631IPWR Datasheet HTML 14Page - Texas Instruments TLV5631IPWR Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 25 page
background image
SERIAL CLOCK FREQUENCY AND UPDATE RATE
f
sclkmax +
1
t
whmin )
t
wlmin
+ 30 MHz
f
updatemax +
1
16 t
whmin )
t
wlmin
+ 1.95 MHz
DATA FORMAT
TLV5630
TLV5631
TLV5632
www.ti.com .................................................................................................................................................... SLAS269F – MAY 2000 – REVISED NOVEMBER 2008
Difference between DSP mode (MODE = N.C. or 0) and
µC (MODE = 1) mode:
• In µC mode, FS needs to be held low until all 16 data bits have been transferred. If FS is driven high before
the 16th falling clock edge, the data transfer is cancelled. The DAC is updated after a rising edge on FS.
• In DSP mode, FS needs to stay low for 20 ns and can go high before the 16th falling clock edge.
• In DSP mode there needs to be one falling SCLK edge before FS goes low to start the write (DIN) cycle. This
extra falling SCLK edge has to happen at least 5 ns before FS goes low, tsu(CK-FS) ≥ 5 ns.
• In µC mode, the extra falling SCLK edge is not necessary. However, if it does happen, the extra negative
SCLK edge is not allowed to occur within 10 ns after FS goes HIGH to finish the WRITE cycle (tsu(FS-C17)).
The maximum serial clock frequency is given by:
The maximum update rate is:
Note, that the maximum update rate is just a theoretical value for the serial interface, as the settling time of the
DAC has to be considered also.
The 16-bit data word consists of two parts:
• Address bits (D15…D12)
• Data bits (D11…D0)
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
A3
A2
A1
A0
Data
Ax: Address bits. See table.
REGISTER MAP
A3
A2
A1
A0
FUNCTION
0
0
0
0
DAC A
0
0
0
1
DAC B
0
0
1
0
DAC C
0
0
1
1
DAC D
0
1
0
0
DAC E
0
1
0
1
DAC F
0
1
1
0
DAC G
0
1
1
1
DAC H
1
0
0
0
CTRL0
1
0
0
1
CTRL1
1
0
1
0
Preset
1
0
1
1
Reserved
1
1
0
0
DAC A and B
1
1
0
1
DAC C and D
1
1
1
0
DAC E and F
1
1
1
1
DAC G and H
Copyright © 2000–2008, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Link(s): TLV5630 TLV5631 TLV5632



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com