STTS75 datasheet(19/38 Pages) STMICROELECTRONICS

19 / 38 page

STTS75

Functional description

19/38

3.1.5

Hysteresis temperature register (THYS)

THYS Register is a two-byte (16-bit) READ/WRITE register that stores the user-

programmable lower trip-point temperature for the thermal alarm in two’s complement

format (see Table 10). This register defaults to 75°C at power-up (i.e., 0100 1011 0000

0000).

The format of this register is the same as that of the Temperature Register. The 4 LSBs of

the THYS Register are hardwired to zero, so data written to these bits is ignored. The MSB

position contains the sign bit for the digital temperature and Bit14 contains the temperature

MSB.

The resolution setting for the A/D conversion determines how many bits of the THYS

temperature is defined by the 9 MSBs of the THYS Register, and all remaining bits are “Don’t

cares.”

3.2

Power-up default conditions

The STTS75 always powers up in the following default states:

●

Thermostat mode = Comparator Mode

●

Polarity = Active-low

●

Fault tolerance = 1 fault (i.e., relevant bits set to '0' in the Configuration register)

●

TOS = 80°C

●

THYS = 75°C

●

OSM = 0 (disabled)

●

Conversion resolution = 9-bit (i.e., RC0 = 0 and RC1 = 0 in the Configuration register;

see Table 7 on page 17)

Note:

After power-up these conditions can be reprogrammed via the serial interface.

Table 10.

TOS and THYS register format

Bytes

MS Byte

LS Byte

Bits

MSB

THSB

TLSB

LSB

STTS75

TMSB TD

TD TD TD

9-bit

LSB

10-bit

LSB

11-bit

LSB

12-bit

LSB

Keys:

SB =Two’s complement Sign Bit

TMSB =Temperature MSB

TLSB =Temperature LSB

TD =Temperature Data

STTS75 Datasheet(PDF) 19 Page - STMicroelectronics

STTS75 Datasheet(HTML) 19 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38

Datasheet Download

Link URL