RM48L950DPGET.B datasheet(60/182 Pages) TI2

60 / 182 page

RM48L950, RM48L750, RM48L550

SPNS174C – APRIL 2012 – REVISED JUNE 2015

www.ti.com

6.5

ARM Cortex-R4F CPU Information

6.5.1

Summary of ARM Cortex-R4F CPU Features

The features of the ARM Cortex-R4F CPU include:

•

An integer unit with integral EmbeddedICE-RT logic.

•

High-speed Advanced Microprocessor Bus Architecture (AMBA) Advanced eXtensible Interfaces (AXI)

for Level two (L2) master and slave interfaces.

•

Floating Point Coprocessor

•

Dynamic branch prediction with a global history buffer, and a 4-entry return stack

•

Low interrupt latency.

•

Nonmaskable interrupt.

•

A Harvard Level one (L1) memory system with:

–

Tightly Coupled Memory (TCM) interfaces with support for error correction or parity checking

memories

–

ARMv7-R architecture Memory Protection Unit (MPU) with 12 regions

•

Dual core logic for fault detection in safety-critical applications.

•

An L2 memory interface:

–

Single 64-bit master AXI interface

–

64-bit slave AXI interface to TCM RAM blocks

•

A debug interface to a CoreSight Debug Access Port (DAP).

•

Six Hardware Breakpoints

•

Two Watchpoints

•

A trace interface to a CoreSight ETM-R4.

•

A Performance Monitoring Unit (PMU).

•

A Vectored Interrupt Controller (VIC) port.

For more information on the ARM Cortex-R4F CPU see www.arm.com.

6.5.2

ARM Cortex-R4F CPU Features Enabled by Software

The following CPU features are disabled on reset and must be enabled by the application if required.

•

ECC On TCM Accesses

•

Hardware VIC Port

•

Floating Point Coprocessor

•

MPU

6.5.3

Dual Core Implementation

The device has two Cortex-R4F cores, where the output signals of both CPUs are compared in the CCM-

R4 unit. To avoid common mode impacts the signals of the CPUs to be compared are delayed by two

clock cycles as shown in Figure 6-3.

The CPUs have a diverse CPU placement given by following requirements:

•

different orientation; for example, CPU1 = "north" orientation, CPU2 = "flip west" orientation

•

dedicated guard ring for each CPU

System Information and Electrical Specifications

Submit Documentation Feedback

RM48L950DPGET.B Datasheet(PDF) 60 Page - Texas Instruments

RM48L950DPGET.B Datasheet(HTML) 60 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL