TLVM13640 datasheet(4/43 Pages) TI2

4 / 43 page

Table 5-1. Pin Functions

TYPE(1)

DESCRIPTION

NO.

NAME

Frequency setting pin. This analog pin is used to set the switching frequency between 200 kHz and

2.2 MHz by placing an external resistor from this pin to AGND. Do not leave open or connect to

ground.

Precision enable input pin. High = on, low = off. Can be connected to VIN. Precision enable allows

the pin to be used as an adjustable UVLO. Place an external voltage divider between this pin, AGND,

and VIN to create an external UVLO.

3, 4, 18, 19

VIN

Input supply voltage. Connect the input supply to these pins. Connect input capacitors between these

pins and PGND in close proximity to the device. Refer to Section 10.2 for input capacitor placement

example.

5, 6, 16, 17,

28, 29

PGND

Power ground. This is the return current path for the power stage of the device. Connect this pad to

the input supply return, the load return, and the capacitors associated with the VIN and VOUT pins.

See Section 10.2 for a recommended layout.

7-10, 12–15,

VOUT

Output voltage. These pins are connected to the internal output inductor. Connect these pins to the

output load and connect external output capacitors between these pins and PGND.

Switch node. Do not place any external component on this pin or connect to any signal. The amount

of copper placed on these pins must be kept to a minimum to prevent issues with noise and EMI.

20,21

DNC

–

Do Not Connect. Do not connect these pins to ground, to another DNC pin, or to any other voltage.

These pins are connected to internal circuitry. Each pin must be soldered to an isolated pad.

VLDOIN

Optional LDO supply input. Connect to VOUT or to other voltage rail to improve efficiency. Connect

an optional high quality 0.1-μF to 1-μF capacitor from this pin to ground for improved noise immunity.

Do not connect to a voltage above 12 V or to a voltage greater than VIN. If unused, connect this pin

to ground..

VCC

Internal LDO output. Used as supply to internal control circuits. Do not connect to any external loads.

Connect a high-quality 1-μF ceramic capacitor from this pin to PGND.

24, 27

AGND

Analog ground. Zero voltage reference for internal references and logic. All electrical parameters are

measured with respect to this pin. This pin must be connected to PGND at a single point. See

Section 10.2 for a recommended layout.

Feedback input. For the adjustable output version, connect the mid-point of the feedback resistor

divider to this pin. Connect the upper resistor (RFBT) of the feedback divider to VOUT at the desired

point of regulation. Connect the lower resistor (RFBB) of the feedback divider to AGND. When

connecting with feedback resistor divider, keep this FB trace short and as small as possible to avoid

noise coupling. See Section 10.2 for a feedback resistor placement.

Power-good monitor. Open-drain output that asserts low if the feedback voltage is not within the

specified window thresholds. A 10-kΩ to 100-kΩ pullup resistor is required to a suitable pullup

voltage. If not used, this pin can be left open or connected to PGND.

(1)

P = Power, G = Ground, I = Input, O = Output

TLVM13630

SLVSFT6B – MAY 2021 – REVISED JANUARY 2022

www.ti.com

Submit Document Feedback

Product Folder Links: TLVM13630

TLVM13640 Datasheet(PDF) 4 Page - Texas Instruments

TLVM13640 Datasheet(HTML) 4 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

Datasheet Download

Link URL