TMS320VC5509APGE datasheet(26/150 Pages) TI2

26 / 150 page

Introduction

November 2002 − Revised January 2008

SPRS205K

Table 2−3. Signal Descriptions (Continued)

TERMINAL

NAME

RESET

CONDITION

BK‡

FUNCTION

I/O/Z†

MULTIPLEXED

SIGNAL NAME

TIMER SIGNALS

TIN/TOUT0

I/O/Z

Timer0 Input/Output. When output, TIN/TOUT0 signals a pulse or a

change of state when the on-chip timer counts down past zero. When

input, TIN/TOUT0 provides the clock source for the internal timer module.

At reset, this pin is configured as an input.

NOTE: Only the Timer0 signal is brought out. The Timer1 signal is

terminated internally and is not available for external use.

Input

REAL-TIME CLOCK

RTCINX1

Real-Time Clock Oscillator input

Input

RTCINX2

Real-Time Clock Oscillator output

Output

I2C

SDA

I/O/Z

I2C (bidirectional) data. At reset, this pin is in high-impedance mode.

Hi-Z

SCL

I/O/Z

I2C (bidirectional) clock. At reset, this pin is in high-impedance mode.

Hi-Z

MULTICHANNEL BUFFERED SERIAL PORTS SIGNALS

CLKR0

I/O/Z

McBSP0 receive clock. CLKR0 serves as the serial shift clock for the serial

port receiver. At reset, this pin is in high-impedance mode.

Hi-Z

DR0

McBSP0 receive data

Input

FSR0

I/O/Z

McBSP0 receive frame synchronization. The FSR0 pulse initiates the data

receive process over DR0. At reset, this pin is in high-impedance mode.

Hi-Z

CLKX0

I/O/Z

McBSP0 transmit clock. CLKX0 serves as the serial shift clock for the

serial port transmitter. The CLKX0 pin is configured as input after reset.

Input

DX0

O/Z

McBSP0 transmit data. DX0 is placed in the high-impedance state when

not transmitting, when RESET is asserted, or when OFF is low.

Hi-Z

FSX0

I/O/Z

McBSP0 transmit frame synchronization. The FSX0 pulse initiates the

data transmit process over DX0. Configured as an input following reset.

Input

S10

I/O/Z

McBSP1

receive

clock

MultiMedia

Card/Secure

Digital1

command/response. At reset, this pin is configured as McBSP1.CLKR.

McBSP1.CLKR

I/O/Z

McBSP1 receive clock. McBSP1.CLKR serves as the serial shift clock for

the serial port receiver. McBSP1.CLKR is selected when the External Bus

Selection Register has 00 in the Serial Port1 Mode bit field or following

reset.

Input

MMC1.CMD

SD1.CMD

I/O/Z

MMC1 or SD1 command/response is selected when the External Bus

Selection Register has 10 in the Serial Port1 Mode bit field.

S11

I/O/Z

McBSP1 data receive or Secure Digital1 data1. At reset, this pin is

configured as McBSP1.DR.

McBSP1.DR

I/Z

McBSP1 serial data receive. McBSP1.DR is selected when the External

Bus Selection Register has 00 in the Serial Port1 Mode bit field or following

reset.

Input

SD1.DAT1

I/O/Z

SD1 data1 is selected when the External Bus Selection Register has 10 in

the Serial Port1 Mode bit field.

† I = Input, O = Output, S = Supply, Hi-Z = High-impedance

‡ BK = bus keeper (the bus keeper maintains the previous voltage level during reset or while the output pin is not driven), PU = pullup,

PD = pulldown, H = hysteresis input buffer, FS = fail-safe buffer

TMS320VC5509APGE Datasheet(PDF) 26 Page - Texas Instruments

TMS320VC5509APGE Datasheet(HTML) 26 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL