| Electronic Components Datasheet Search |
|
TNETV2507ANPGE Datasheet(PDF) 32 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TNETV2507ANPGE Datasheet(HTML) 32 Page - Texas Instruments |
|
32 / 142 page ![]() Functional Overview 32 April 2004 − Revised January 2008 SPRS244J 3.1.3 On-Chip Read-Only Memory (ROM) The one-wait-state ROM is located at the byte address range FF0000h−FFFFFFh, for a total of 64K bytes of ROM. The ROM address space can be mapped by software to the external memory or to the internal ROM. The standard 5507 device includes a bootloader program resident in the ROM. When the MPNMC bit field of the ST3 status register is set through software, the on-chip ROM is disabled and not present in the memory map, and byte address range FF0000h−FFFFFFh is directed to external memory space. A hardware reset always clears the MPNMC bit, so it is not possible to disable the ROM at reset. However, the software reset instruction does not affect the MPNMC bit. The on-chip ROM can be accessed by the program, data, or DMA buses. The first 16-bit word access to ROM requires three cycles. Subsequent accesses require two cycles per 16-bit word. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |